NXP Semiconductors LPC43S70FET256E
- Part No.:
- LPC43S70FET256E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 256-LBGA
- Datasheet:
-
LPC43S70FET256E.pdf
- Description:
- IC MCU 32BIT ROMLESS 256LBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,783
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC43S70FET256E from NXP Semiconductors is a dual-core ARM Cortex-M4/M0 microcontroller for industrial and embedded control applications, featuring 204 MHz CPU operation, 282 kB SRAM (264 kB main + 18 kB M0 subsystem), integrated AES encryption engine, dual high-speed USB 2.0 controllers (one with on-chip HS PHY, one with ULPI), 10/100T Ethernet MAC with IEEE 1588 support, and an 80 MS/s 12-bit high-speed ADC. It targets secure, real-time, mixed-signal systems requiring concurrent processing and peripheral offload.
For engineers reviewing the LPC43S70FET256E datasheet, LPC43S70FET256E pinout, LPC43S70FET256E application, or LPC43S70FET256E equivalent, key selection considerations include its LBGA256 package with 164 GPIOs, dual-USB/Ethernet connectivity, hardware floating-point unit (M4F), dedicated Cortex-M0 coprocessor for SGPIO/SPI management, and availability of LCD controller and dual 10-bit ADCs - all confirmed for this exact variant.
Technical Context
The LPC43S70FET256E implements a heterogeneous dual-core architecture: the primary ARM Cortex-M4F core runs at up to 204 MHz with hardware FPU, MPU, and ETM/ETB trace support, while two independent ARM Cortex-M0 cores handle peripheral management - one as a coprocessor for general offload, the other as a dedicated subsystem controlling SPI and SGPIO via a separate AHB matrix with 2 kB + 16 kB SRAM. Core-to-core communication occurs over a dedicated bridge.
Its memory subsystem includes six physically distinct SRAM blocks (including 128 kB and 72 kB local banks), enabling selective power-down; 64 kB ROM hosts boot code and drivers; and dual OTP banks (256-bit total) store AES keys - one encrypted for boot image decryption. The CGU integrates three PLLs: one for CPU, one dedicated to USB HS, and one configurable as audio PLL.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Dual-core: ARM Cortex-M4F (204 MHz, FPU, MPU) + two ARM Cortex-M0 (204 MHz each, no hardware multiply) |
| Total SRAM | 282 kB - 264 kB on main AHB matrix + 18 kB (2 kB + 16 kB) on M0 subsystem AHB, with individual power-down capability |
| Analog-to-Digital Converter | One 12-bit ADCHS with 80 MS/s sampling rate and DMA support - only available in LBGA256 package |
| Connectivity Peripherals | 10/100T Ethernet MAC with RMII/MII and IEEE 1588 timestamping; two HS USB 2.0 interfaces (USB0: on-chip HS PHY; USB1: ULPI interface) |
| Security Features | On-die AES engine with DMA support, programmable via ROM API; dual 128-bit OTP banks - one for encrypted boot key storage |
| Package & I/O | LBGA256 (17 × 17 × 1 mm); 164 GPIO pins with configurable pull-up/down, open-drain, and DMA-capable registers on AHB |
| Display & Memory Interface | LCD controller supporting up to 1024×768 resolution, STN/TFT panels, and CLUT/direct pixel mapping; External Memory Controller (EMC) for SRAM, NOR flash, and SDRAM |
Pinout & Package
Package: LBGA256 (Plastic low-profile ball grid array; 256 balls; body 17 × 17 × 1 mm; SOT740-2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO0[0] / SSP1_MISO / ENET_RXD1 / I2S0_TX_WS | Multi-function digital I/O pin supporting Ethernet receive, SPI slave input, and I2S word select - enables flexible peripheral routing via SCU |
| P1_15 | GPIO0[2] / U2_TXD / ENET_RXD0 / T0_MAT1 | Combines UART2 transmit, Ethernet RX data line 0, and timer match output - critical for time-triggered comms and network sync |
| P1_18 | GPIO0[13] / ENET_TXD0 / CAN1_RD / T0_MAT3 | Supports Ethernet TX data 0 and CAN1 receive simultaneously - allows coexistence of industrial networking protocols on shared pins |
| P2_0 | U0_TXD / EMC_A13 / USB0_PPWR / GPIO5[0] | Enables ISP boot via USART0, external memory addressing, and USB VBUS drive control - essential for field firmware updates and power management |
| P2_7 | GPIO0[7] / CTOUT_1 / U3_UCLK / EMC_A9 | Boot-mode selector (ISP entry when pulled LOW), SCT PWM output, synchronous USART clock, and memory address line - consolidates startup, timing, and memory control |
Key Features
| Feature | Design Value |
|---|---|
| Dual Cortex-M0 subsystem | Offloads SPI/SGPIO handling from main M4F core using isolated AHB matrix and dedicated 18 kB SRAM - reduces CPU load and improves real-time determinism |
| State Configurable Timer (SCT) | Configurable state machine-based PWM/timer subsystem with 16 outputs and event-driven cross-triggering via GIMA - replaces multiple discrete timers in motor control |
| Global Input Multiplexer Array (GIMA) | Hardware crossbar connecting 32 inputs (ADC, timers, SCT, GPIO) to 16 outputs - enables zero-CPU-latency event chaining without software intervention |
| Quad SPI Flash Interface (SPIFI) | Four-lane serial interface achieving 52 MB/s read throughput - eliminates need for parallel NOR flash and simplifies PCB layout |
| Secure Boot with AES | ROM-based boot loader validates encrypted images using keys stored in OTP banks - prevents unauthorized firmware execution and supports secure OTA updates |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Three-phase BLDC/PMSM motor drives with real-time current sensing, field-oriented control, and safety monitoring. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms on Cortex-M4F; Cortex-M0 subsystem manages encoder QEI and SCT PWM generation with sub-microsecond jitter. Use Value: 80 MS/s 12-bit ADC captures current waveforms at >10× oversampling; SCT's deterministic state transitions ensure precise commutation timing; AES secures firmware updates in deployed meters. | Use Scenario: DIN-rail mounted electricity meters with tariff switching, tamper detection, and DLMS/COSEM protocol stack. IC Role / Device Role / Timing Role: Central MCU managing metrology (dual 10-bit ADCs), secure communication (C_CAN + USB/Ethernet), RTC-backed billing, and AES-encrypted data storage. Use Value: Dual 10-bit ADCs (ADC0/ADC1) provide simultaneous voltage/current sampling; IEEE 1588 Ethernet enables precise time-synchronized meter reading across substations. |
| Embedded Audio Gateway | Industrial Ethernet I/O Module |
Use Scenario: Protocol-agnostic audio bridge converting I2S/TDM streams between USB audio class, Ethernet AVB, and analog outputs. IC Role / Device Role / Timing Role: Cortex-M4F handles USB audio class stack and sample-rate conversion; dual I2S interfaces (with DMA) manage multi-channel input/output; M0 subsystem manages SGPIO for LED/audio status signaling. Use Value: Two full I2S interfaces (each with DMA) support 8-channel in/out at 192 kHz; hardware FPU accelerates SRC; USB0+USB1 enable dual-role host/device audio streaming. | Use Scenario: DIN-rail PLC expansion module with 16 digital I/O, EtherCAT/PROFINET slave stack, and diagnostics. IC Role / Device Role / Timing Role: Real-time Ethernet slave controller using Ethernet MAC with IEEE 1588 timestamping; GPDMA transfers process data between EMC-connected I/O buffers and RAM; SCT generates precise I/O update cycles. Use Value: Hardware timestamping accuracy <100 ns enables sub-microsecond cycle synchronization; EMC supports external FPGA for custom I/O logic; 164 GPIOs allow direct connection to opto-isolated I/O banks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core ARM microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC4357FET256 | No AES engine; no OTP key storage; identical CPU, memory, and peripheral set otherwise | Suitable for non-security-critical industrial control where cryptographic boot is not required | Select LPC4357FET256 if AES acceleration and secure boot are unnecessary - lower BOM cost, same footprint and software compatibility |
| LPC4370FET256 | Adds LCD controller and dual 10-bit ADCs (ADC0/ADC1); retains all LPC43S70FET256E features including AES and ADCHS | Required for HMI-integrated applications needing color TFT display and additional analog sensing channels | Choose LPC4370FET256 when LCD interface and 16-channel 10-bit ADC support are needed - pin-compatible upgrade path with no PCB change |
Compared with LPC4357FET256, the LPC43S70FET256E adds mandatory security for certified firmware deployment; versus LPC4370FET256, it omits LCD and dual 10-bit ADCs - making it optimal for secure, high-speed data acquisition and networking where display is absent.
Availability
LPC43S70FET256E is available at Aetrix Electronics and suitable for industrial automation, smart metering, and embedded audio gateway designs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LPC43S70FET256E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC43S70 series was designed for high-performance, security-critical embedded systems demanding concurrent real-time processing, industrial networking (Ethernet/CAN), and hardware-accelerated cryptography - targeting white goods, e-metering, and motor control.
FAQ
What is the maximum operating frequency of the LPC43S70FET256E?
The LPC43S70FET256E operates at a maximum CPU frequency of 204 MHz on both its ARM Cortex-M4F core and dual ARM Cortex-M0 cores. This performance is enabled by three integrated PLLs - one dedicated to the CPU, one to high-speed USB, and one configurable as an audio PLL - allowing full-speed operation without requiring an external high-frequency crystal.
Does the LPC43S70FET256E include hardware cryptographic acceleration?
Yes, the LPC43S70FET256E integrates a dedicated AES engine with DMA support, programmable via a ROM-based API. It supports encryption and decryption of boot images and runtime data. Two 128-bit OTP memory banks are provided - one for storing an encrypted key used to decode the boot image - enabling secure, authenticated boot and firmware updates.
Which analog-to-digital converters are available on the LPC43S70FET256E?
The LPC43S70FET256E includes three ADC subsystems: one 12-bit high-speed ADC (ADCHS) with 80 MS/s sampling rate and DMA support; and two 10-bit ADCs (ADC0 and ADC1), each with 8 channels and 400 kSamples/s - all confirmed functional in the LBGA256 package per official datasheet Table 2.
Is the LPC43S70FET256E pin-compatible with other members of the LPC43xx family?
The LPC43S70FET256E shares the LBGA256 package and pinout with LPC4357FET256 and LPC4370FET256, enabling drop-in replacement where feature sets align. However, functions like LCD controller, dual 10-bit ADCs, and AES presence vary - so PCB compatibility requires verification against specific peripheral usage and signal routing constraints.
What debug interfaces does the LPC43S70FET256E support?
The LPC43S70FET256E supports JTAG and Serial Wire Debug (SWD), serial trace output, eight hardware breakpoints, and four watchpoints. It also includes Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) for real-time instruction and data flow analysis - essential for debugging complex dual-core timing and interrupt interactions.
LPC43S70FET256E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LBGA
- Series:
- LPC43xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M0
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 204MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, Microwire, MMC/SD, QEI, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 164
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 282K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 3x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC43S70FET256E FAQ
1.How can I place an order for LPC43S70FET256E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC43S70FET256E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC43S70FET256E reliable?
The price and inventory of LPC43S70FET256E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC43S70FET256E is usually 5 days.
3.What payment methods are accepted for LPC43S70FET256E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC43S70FET256E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC43S70FET256E?
LPC43S70FET256E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC43S70FET256E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC43S70FET256E?
For technical support, including LPC43S70FET256E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC43S70FET256E requirements.
6.How does Aetrix verify that LPC43S70FET256E is sourced from the original manufacturer or authorized distributors?
All LPC43S70FET256E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC43S70FET256E meets industry standards.
7.What is the process for return or replacement of LPC43S70FET256E?
All LPC43S70FET256E units undergo pre-shipment inspection (PSI). If there is an issue with LPC43S70FET256E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC43S70FET256E part is unused and in its original packaging.
Return procedure for LPC43S70FET256E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC43S70FET256E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

