NXP Semiconductors LPC5506JBD64E
- Part No.:
- LPC5506JBD64E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-TQFP Exposed Pad
- Datasheet:
-
LPC5506JBD64E.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64HTQFP
- Quantity:
- Payment:

- Shipping:

Inventory:125
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5506JBD64E from NXP Semiconductors is a 32-bit ARM Cortex-M33 microcontroller designed for secure embedded control applications. It operates at up to 96 MHz, integrates 256 KB flash and 96 KB SRAM, features CAN 2.0 (not CAN FD), a 16-bit 2.0 Msamples/sec ADC with nine channels, and operates across −40 °C to +105 °C in industrial motor control systems.
For engineers reviewing the LPC5506JBD64E datasheet, LPC5506JBD64E pinout, LPC5506JBD64E application, or LPC5506JBD64E equivalent, key selection criteria include its TrustZone®-enabled security architecture, PRINCE flash encryption support, CASPER crypto co-processor, and HTQFP64 package with 45 GPIOs - all critical for secure firmware deployment and real-time analog-digital control in constrained environments.
Technical Context
The LPC5506JBD64E implements ARMv8-M architecture with TrustZone® for hardware-enforced memory isolation and supports secure boot using RSA-2048/4096 signatures validated against x.509 certificates. Its PRINCE module enables real-time AES-256 encryption/decryption of on-chip flash, while CASPER accelerates ECC operations for asymmetric cryptography.
It includes two DMA controllers (23+10 channels), five 32-bit general-purpose timers, an SCTimer/PWM with 10 outputs and 8 inputs, and eight Flexcomm interfaces configurable as USART/I²C/SPI/I²S - all routed through a multilayer AHB matrix with APB bridges for deterministic peripheral access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ 96 MHz with FPU, MPU, and TrustZone® for secure partitioning |
| Memory | 256 KB on-chip flash (512-byte page erase) + 96 KB SRAM (16 KB code bus + 64 KB system bus + 16 KB system bus) |
| Analog | 16-bit ADC @ 2.0 Msamples/sec with 9 input channels and simultaneous differential conversion capability |
| Connectivity | CAN 2.0 controller (not CAN FD); eight Flexcomm interfaces supporting UART/I²C/SPI/I²S with FIFO and fractional baud-rate generator |
| Security | PRINCE flash encryption, CASPER crypto co-processor (ECC acceleration), PUF-based key generation, SHA2/AES/RNG modules |
| Package | HTQFP64 (10 × 10 × 0.5 mm, 0.5 mm pitch) with exposed thermal pad connected to VSS |
| Operating Range | −40 °C to +105 °C; single 1.8–3.6 V supply with integrated DC-DC converter |
Pinout & Package
HTQFP64 package: 64-pin plastic low-profile quad flat package (SOT 855-5), 10 mm × 10 mm body, 0.5 mm pitch, exposed thermal pad requiring connection to VSS for thermal management and EMI reduction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0/ACMP0_A | Analog comparator input A / GPIO | Configurable as secure GPIO or comparator input when analog mode enabled; default reset state is high-impedance |
| PIO0_4/TMS | JTAG test mode select / CAN0_RD | Hardware-mapped JTAG pin in boundary scan mode; serves as CAN 0 receiver input in functional mode |
| PIO0_5/TDI | JTAG test data in / CAN0_TD | Boot source selector at reset (determines ISP entry); dual-role as CAN 0 transmitter output |
| PIO0_10/ADC0_1 | ADC channel 1 input / GPIO | Analog input only when DIGIMODE=0 and ANAMODE=1 in IOCON; otherwise functions as standard GPIO |
| RESETN | Active-low reset input | Asynchronous reset signal; internal pull-up enabled; requires external de-bounced assertion for reliable reset initiation |
| VDD, VDDA, VREFP | Power supply rails | VDD (digital core), VDDA (analog domain), VREFP (ADC reference positive); separate decoupling required per datasheet layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone® Security | Hardware-isolated secure/non-secure memory regions enforced by ARMv8-M MPU, enabling secure bootloader and encrypted firmware execution |
| PRINCE Flash Encryption | Real-time AES-256 encryption/decryption of flash reads/writes without software overhead, protecting IP during field updates |
| CASPER Crypto Engine | Dedicated hardware accelerator for Elliptic Curve Cryptography (ECC), reducing CPU load and latency for TLS/DTLS handshake operations |
| PLU Programmable Logic | On-chip combinational/sequential logic unit enabling custom glue logic, state machines, or interrupt pre-processing without CPU intervention |
| SCTimer/PWM | 8-input/10-output state-configurable timer supporting complex PWM waveforms, capture sequences, and event chaining across peripherals |
Applications
| Industrial Motor Control | Secure IoT Edge Node |
|---|---|
Use Scenario: Closed-loop control of BLDC motors with real-time current sensing and fault protection. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms, sampling ADC at 2.0 Msamples/sec, generating synchronized PWM via SCTimer, and managing CAN 2.0 communication with drive modules. Use Value: Deterministic 96 MHz execution, simultaneous ADC conversions on differential pairs, and PRINCE-encrypted firmware ensure safety-critical operation and IP protection. | Use Scenario: Field-deployed sensor gateway aggregating temperature, vibration, and power quality data with secure OTA updates. IC Role / Device Role / Timing Role: Secure host MCU handling TLS stack offload via CASPER, authenticating firmware images using RSA-4096, and managing encrypted flash writes via PRINCE. Use Value: PUF-generated keys eliminate key storage risks; SHA2/AES engines enable full cryptographic pipeline without external co-processors. |
| Smart Building HVAC Controller | Medical Diagnostic Instrument |
Use Scenario: Multi-zone climate regulation with CO₂, humidity, and occupancy sensing plus BACnet/IP over CAN 2.0 backbone. IC Role / Device Role / Timing Role: Real-time scheduler coordinating sensor polling (ADC + temp sensor), fan speed control (SCTimer PWM), and inter-device messaging via CAN 2.0 with CRC-protected frames. Use Value: Five independent 32-bit timers and 45 GPIOs support concurrent peripheral management; wide temperature range ensures reliability in unconditioned mechanical rooms. | Use Scenario: Portable ultrasound front-end requiring precise timing for echo digitization and secure patient data handling. IC Role / Device Role / Timing Role: High-fidelity analog acquisition controller synchronizing 16-bit ADC sampling with programmable trigger sources and timestamping events via OS Timer. Use Value: 2.0 Msamples/sec ADC with simultaneous differential conversion captures clean RF signals; TrustZone® isolates diagnostic firmware from UI stack. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S06JBD64 | Includes CAN FD, TrustZone®, PUF, HASH-AES, and full secure boot stack; identical flash/SRAM and HTQFP64 package | Required where CAN FD bandwidth (>5 Mbps) or certified secure boot (TBSA) is mandatory for automotive or industrial safety systems | Select LPC55S06JBD64 if CAN FD, DICE-compliant secure boot, or hardware-accelerated SHA2/AES are required - not a drop-in replacement due to feature gating and fuse configuration differences |
| LPC5526JBD64 | Same ARM Cortex-M33 core, 256 KB flash, 96 KB SRAM, HTQFP64, but adds USB HS PHY and removes CASPER; retains PRINCE and CAN 2.0 | Better suited for USB-hosted edge devices needing high-speed data transfer rather than cryptographic offload | Choose LPC5526JBD64 when USB 2.0 high-speed connectivity outweighs ECC acceleration needs; verify USB clock tree and VBUS detection circuitry compatibility |
Compared with LPC55S06JBD64 and LPC5526JBD64, the LPC5506JBD64E provides optimal cost-performance balance for CAN 2.0–based industrial controllers requiring PRINCE encryption and CASPER-accelerated ECC, without the overhead of CAN FD or USB PHY - making it ideal for resource-constrained, security-aware designs where those features are unused.
Availability
LPC5506JBD64E is available at Aetrix Electronics and suitable for industrial motor control, secure IoT edge nodes, and smart building HVAC systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC5506JBD64E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and cryptographic subsystems.
The LPC550x series targets cost-sensitive, security-conscious embedded applications requiring robust flash encryption, hardware-accelerated cryptography, and industrial-grade reliability - distinct from the higher-security LPC55S0x family with full TrustZone® and CAN FD support.
FAQ
What is the maximum operating frequency of the LPC5506JBD64E?
The LPC5506JBD64E operates at a maximum CPU frequency of 96 MHz, achieved using the internal 96 MHz Free Running Oscillator (FRO) or PLL-synthesized clocks derived from internal or external oscillators. This frequency is fully supported across the −40 °C to +105 °C operating range with appropriate voltage supply (1.8–3.6 V) and thermal management in the HTQFP64 package.
Does the LPC5506JBD64E support CAN FD or only classical CAN?
The LPC5506JBD64E supports only CAN 2.0 (Classical CAN) - not CAN FD. Unlike the LPC55S0x variants, this part lacks the CAN FD controller and associated protocol enhancements such as flexible data rate and extended payload. Its CAN module is functionally identical to legacy NXP LPC17xx/LPC18xx CAN peripherals, supporting bit rates up to 1 Mbps with standard frame formats.
How does the PRINCE module function in the LPC5506JBD64E?
The PRINCE module in the LPC5506JBD64E performs real-time AES-256 encryption of data written to on-chip flash and decryption of encrypted data read from flash. It operates transparently to software, requiring no CPU intervention. Keys are stored in protected memory regions and never exposed in plaintext; the module is enabled via configuration fuses and supports secure firmware updates without exposing decrypted code in RAM.
What ADC performance specifications apply to the LPC5506JBD64E?
The LPC5506JBD64E integrates a 16-bit successive-approximation ADC capable of 2.0 million samples per second (Msamples/sec). It supports up to nine input channels (including differential pairs), simultaneous conversions on two channels within a pair, multiple trigger sources (timer, software, external), and internal temperature sensor integration - all operating across the full −40 °C to +105 °C range with guaranteed linearity and offset specs per datasheet.
Is TrustZone® security enabled on the LPC5506JBD64E?
No, TrustZone® is not enabled on the LPC5506JBD64E. While it shares the ARM Cortex-M33 core with TrustZone®-capable silicon, this variant has TrustZone® functionality disabled in mask ROM and lacks the secure boot infrastructure (e.g., secure monitor, secure flash region locking) present in LPC55S0x parts. Security relies instead on PRINCE, CASPER, PUF, and software-managed MPU partitions.
LPC5506JBD64E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-TQFP Exposed Pad
- Series:
- LPC550x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 96MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 45
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 9x16b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5506JBD64E FAQ
1.How can I place an order for LPC5506JBD64E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5506JBD64E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5506JBD64E reliable?
The price and inventory of LPC5506JBD64E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5506JBD64E is usually 5 days.
3.What payment methods are accepted for LPC5506JBD64E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5506JBD64E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5506JBD64E?
LPC5506JBD64E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5506JBD64E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5506JBD64E?
For technical support, including LPC5506JBD64E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5506JBD64E requirements.
6.How does Aetrix verify that LPC5506JBD64E is sourced from the original manufacturer or authorized distributors?
All LPC5506JBD64E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5506JBD64E meets industry standards.
7.What is the process for return or replacement of LPC5506JBD64E?
All LPC5506JBD64E units undergo pre-shipment inspection (PSI). If there is an issue with LPC5506JBD64E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5506JBD64E part is unused and in its original packaging.
Return procedure for LPC5506JBD64E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5506JBD64E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
