NXP Semiconductors LPC5506JHI48EL
- Part No.:
- LPC5506JHI48EL
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
LPC5506JHI48EL.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 48VFQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,258
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5506JHI48EL from NXP Semiconductors is a 32-bit ARM Cortex-M33 microcontroller designed for secure embedded control applications. It operates at up to 96 MHz, integrates 256 KB flash and 96 KB SRAM, includes CAN 2.0 interface (not CAN FD), and supports TrustZone-based isolation - deployed in industrial gateways requiring deterministic real-time control with firmware integrity enforcement.
For engineers reviewing the LPC5506JHI48EL datasheet, LPC5506JHI48EL pinout, LPC5506JHI48EL application, or LPC5506JHI48EL equivalent, key selection criteria include its HVQFN48 package footprint, PRINCE-enabled flash encryption, CASPER-assisted ECC acceleration, and 30 GPIOs with configurable analog/digital functions across 7 Flexcomm interfaces.
Technical Context
The LPC5506JHI48EL implements ARMv8-M architecture with TrustZone security extensions, enabling hardware-enforced memory and peripheral partitioning between secure and non-secure worlds. Its PRINCE module performs real-time AES-128 encryption/decryption of flash reads/writes, while CASPER co-processor accelerates ECC scalar multiplication for ECDSA and ECDH operations.
It features two DMA controllers (23+10 channels), a programmable logic unit (PLU) for glue logic offload, and a 16-bit 2.0 Msamples/sec ADC with simultaneous dual-channel conversion capability. The device lacks CAN FD support (only CAN 2.0), and uses a 48-pin HVQFN package limiting Flexcomm count to seven (vs. eight in HTQFP64 variants).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ 96 MHz with FPU, MPU, and TrustZone security extension |
| Memory | 256 KB on-chip flash (512-byte page erase) + 96 KB SRAM (16 KB code bus + 64 KB system bus + 16 KB system bus) |
| Security | PRINCE flash encryption, CASPER crypto co-processor, PUF-based key generation, SHA2/AES-256, TRNG, and secure boot with RSA-2048/4096 |
| Analog | 16-bit ADC with 7 input channels (5 differential pairs), 2.0 Msamples/sec sampling rate, integrated temperature sensor and comparator |
| Serial Interfaces | 7 Flexcomm peripherals (configurable as USART/SPI/I2C/I2S), 1 dedicated HS SPI, CAN 2.0 controller (no CAN FD), I2C Fast-mode Plus (1 Mbit/s) |
| Timers & PWM | 5x 32-bit general-purpose timers, SCTimer/PWM with 8 inputs/10 outputs, RTC with wake-up from deep power-down, WWDT, and Micro-Tick Timer |
| Package & I/O | HVQFN48 (7 × 7 × 0.85 mm), 30 GPIOs, 45 total pins available for digital/analog functions, exposed thermal pad tied to VSS |
Pinout & Package
HVQFN48 package: plastic thermal-enhanced very thin quad flat no-lead package, 48 terminals, 7 mm × 7 mm body, 0.4 mm pitch, exposed thermal pad requiring connection to VSS for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0/ACMP0_A | Analog comparator input A / GPIO | Configurable as comparator input A when ANAMODE=1; default GPIO; supports secure GPIO mode |
| PIO0_9/ACMP0_B | Analog comparator input B / GPIO | Second comparator input; shares pin with SPI slave select and debug trace output SWO |
| PIO0_10/ADC0_1 | ADC channel 1 input / GPIO | Dedicated analog input with internal reference routing; supports simultaneous sampling with paired channel |
| PIO0_2/TRST | JTAG test reset / GPIO | Hardware TRST input in boundary scan mode; otherwise general-purpose I/O with pull-down enabled at reset |
| PIO0_3/TCK | JTAG test clock / GPIO | Boundary scan clock input; also serves as Flexcomm 3 data I/O and CTimer match output |
| RESETN | Active-low reset input | Asynchronous reset pin; accepts external reset pulses; internal POR/BOD ensures reliable startup |
| VDD, VDDA, VDD_PMU | Power supply domains | VDD (1.8–3.6 V digital), VDDA (analog domain), VDD_PMU (power management unit); separate decoupling required |
| XTAL32M_P/N | Main crystal oscillator inputs | Supports 16–32 MHz crystal; bypass mode accepts up to 25 MHz external clock; internal trimming enables ±1% accuracy |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone Security | Hardware-isolated secure/non-secure execution environments enforced by ARMv8-M architecture |
| PRINCE Encryption | Real-time AES-128 encryption/decryption of flash contents during read/write without CPU overhead |
| CASPER Co-processor | Accelerates ECC scalar multiplication for ECDSA signature generation and ECDH key exchange |
| Flexcomm Interface | Seven software-configurable serial peripherals supporting UART, SPI, I2C, and I2S with shared fractional baud-rate generator |
| ADC Performance | 16-bit resolution with 2.0 Msamples/sec throughput and simultaneous dual-channel conversion capability |
| Power Management | Five low-power modes including deep power-down with RAM retention; wake-up via RTC, Micro-Tick Timer, or GPIO |
Applications
| Industrial PLC I/O Module | Secure Edge Gateway |
|---|---|
Use Scenario: Real-time monitoring and control of field sensors and actuators in factory automation systems with remote firmware updates. IC Role / Device Role / Timing Role: Main application processor executing deterministic control loops, managing CAN 2.0 fieldbus communication, and enforcing secure boot before loading control firmware. Use Value: PRINCE-encrypted flash prevents unauthorized firmware modification; 96 MHz Cortex-M33 delivers sub-millisecond loop response times. | Use Scenario: Aggregating and preprocessing sensor data from multiple protocols (Modbus, CAN, I2C) before TLS-secured transmission to cloud platforms. IC Role / Device Role / Timing Role: Secure edge node performing protocol translation, local decision-making, and cryptographic signing of telemetry using PUF-derived keys. Use Value: CASPER-accelerated ECDSA enables fast signature generation; TrustZone isolates secure key storage from application code. |
| Smart Energy Meter | Medical Diagnostic Device |
Use Scenario: High-accuracy energy measurement with tamper detection, time-of-use billing, and encrypted data logging in utility-grade meters. IC Role / Device Role / Timing Role: System-on-chip handling metrology ADC sampling, RTC-based tariff scheduling, and secure flash storage of consumption records. Use Value: 16-bit 2.0 Msamples/sec ADC enables precise harmonic analysis; SHA2/AES-256 ensures log integrity and confidentiality. | Use Scenario: Portable diagnostic equipment requiring FDA-compliant firmware validation, patient data encryption, and low-power operation during battery-powered use. IC Role / Device Role / Timing Role: Trusted execution environment for medical algorithm processing, secure boot verification, and encrypted storage of calibration parameters. Use Value: DICE-compliant secure boot establishes root of trust; TRNG and PUF provide cryptographically strong entropy and key material. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S06JHI48 | Includes TrustZone, PUF, HASH-AES, and CASPER; supports CAN FD instead of CAN 2.0 | Required for applications needing CAN FD physical layer compliance or higher-level security certification (e.g., PSA Level 2) | Select when full TrustZone-enabled secure boot and CAN FD are mandatory; requires same HVQFN48 footprint |
| LPC5502JHI48 | 64 KB flash, 48 KB SRAM, no PRINCE or CASPER; retains same CAN 2.0, ADC, and Flexcomm capabilities | Suitable for cost-sensitive designs where firmware encryption and crypto acceleration are unnecessary | Choose for simpler, lower-cost implementations lacking advanced security requirements but sharing identical peripheral set and pinout |
Compared with LPC5506JHI48EL, LPC55S06JHI48 adds TrustZone, PUF, and CAN FD at identical package size - making it suitable for certified secure systems - while LPC5502JHI48 reduces memory and removes security engines to lower BOM cost without changing I/O or timing behavior.
Availability
LPC5506JHI48EL is available at Aetrix Electronics and suitable for industrial automation, smart metering, and secure edge gateway designs requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LPC5506JHI48EL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC5500 series targets resource-constrained embedded systems requiring robust security foundations without premium cost - delivering TrustZone, PRINCE, and CASPER in scalable memory configurations for industrial control and edge intelligence.
FAQ
What is the maximum operating frequency of the LPC5506JHI48EL?
The LPC5506JHI48EL operates at a maximum CPU frequency of 96 MHz, achieved using the internal 96 MHz Free Running Oscillator (FRO) or PLL-synthesized clocks derived from internal or external sources. This frequency is sustained across the full industrial temperature range (−40 °C to +105 °C) and 1.8 V to 3.6 V supply voltage, with FRO accuracy maintained at ±1% over 0 °C to 85 °C and ±2% over the extended range.
Does the LPC5506JHI48EL support CAN FD or only classical CAN?
The LPC5506JHI48EL supports only CAN 2.0 (Classical CAN) - not CAN FD. This is explicitly confirmed in Table 2 of the datasheet, which lists "CAN2.0" under the CAN FD column for all LPC550x variants. In contrast, LPC55S0x variants (e.g., LPC55S06JHI48) include CAN FD support. Designers requiring CAN FD must select an S-series part.
How many Flexcomm interfaces does the LPC5506JHI48EL provide?
The LPC5506JHI48EL provides seven Flexcomm interfaces (Flexcomm 0 through 6), as specified in the datasheet note on page 7: "HVQFN48: up to 7 Flexcomm interfaces (UART up to 7, I2C up to 7, I2S up to 4 and SPI up to 3) + 1 HS SPI." This is one fewer than the HTQFP64 variant, which supports eight Flexcomm interfaces.
What security features are included in the LPC5506JHI48EL?
The LPC5506JHI48EL includes PRINCE flash encryption, CASPER crypto co-processor for ECC acceleration, True Random Number Generator (TRNG), Physical Unclonable Function (PUF), SHA2/AES-256 engines, and secure boot with RSA-2048/4096 verification. However, it omits TrustZone and PUF-based secure boot enforcement - unlike the S-series - meaning secure world isolation and DICE-compliant attestation are not available.
What is the ADC resolution and sampling rate of the LPC5506JHI48EL?
The LPC5506JHI48EL integrates a 16-bit successive approximation register (SAR) ADC capable of up to 2.0 million samples per second (Msamples/sec). It supports seven analog input channels (five differential pairs), simultaneous dual-channel conversion, and internal temperature sensing. The ADC operates independently of CPU load via DMA-triggered acquisition and supports both internal and external trigger sources.
LPC5506JHI48EL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- LPC550x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 96MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 30
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 7x16b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
LPC5506JHI48EL FAQ
1.How can I place an order for LPC5506JHI48EL through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5506JHI48EL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5506JHI48EL reliable?
The price and inventory of LPC5506JHI48EL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5506JHI48EL is usually 5 days.
3.What payment methods are accepted for LPC5506JHI48EL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5506JHI48EL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5506JHI48EL?
LPC5506JHI48EL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5506JHI48EL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5506JHI48EL?
For technical support, including LPC5506JHI48EL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5506JHI48EL requirements.
6.How does Aetrix verify that LPC5506JHI48EL is sourced from the original manufacturer or authorized distributors?
All LPC5506JHI48EL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5506JHI48EL meets industry standards.
7.What is the process for return or replacement of LPC5506JHI48EL?
All LPC5506JHI48EL units undergo pre-shipment inspection (PSI). If there is an issue with LPC5506JHI48EL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5506JHI48EL part is unused and in its original packaging.
Return procedure for LPC5506JHI48EL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5506JHI48EL Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

