NXP Semiconductors LPC5516JEV59E
- Part No.:
- LPC5516JEV59E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 59-VFBGA
- Datasheet:
-
LPC5516JEV59E.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 59BGA
- Quantity:
- Payment:

- Shipping:

Inventory:490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5516JEV59E from NXP Semiconductors is an Arm Cortex-M33 microcontroller designed for secure embedded applications, featuring 256 KB flash, 96 KB SRAM, TrustZone® security, PRINCE on-the-fly flash encryption, CASPER crypto acceleration, and CAN FD interface. It operates up to 150 MHz and integrates a 16-bit 2.0 Msamples/sec ADC, SCTimer/PWM, PLU, and USB high-speed controller - deployed in industrial gateways requiring firmware integrity, real-time control, and secure connectivity.
For engineers reviewing the LPC5516JEV59E datasheet, LPC5516JEV59E pinout, LPC5516JEV59E application, or LPC5516JEV59E equivalent, key selection considerations include VFBGA59 package footprint, absence of Secure Boot/TrustZone/PUF/CASPER/PRINCE (per Table 2), CAN FD support, USB HS-only (no FS), and 37 GPIOs - critical for space-constrained, cost-optimized, non-critical-security designs where full LPC55S1x feature set is unnecessary.
Technical Context
The LPC5516JEV59E implements an Arm Cortex-M33 core without TrustZone, PUF, CASPER, or PRINCE modules - distinguishing it from LPC55S1x variants. Its security architecture relies on basic HASH-AES and RNG engines, with secure boot disabled per ordering table.
It supports nine Flexcomm interfaces (configurable as USART/SPI/I2C/I2S), five 32-bit general-purpose timers, one SCTimer/PWM, RTC with wake-up capability, and a 24-bit MRT. Clocking uses internal FRO (96 MHz/12 MHz/1 MHz) and external crystal options (12–32 MHz, 32.768 kHz), with PLL0/PLL1 enabling full 150 MHz CPU operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ up to 150 MHz - delivers DSP instructions and FPU for signal processing without TrustZone isolation. |
| Memory | 256 KB on-chip flash + 96 KB SRAM (16 KB code bus, 64 KB system bus, 16 KB USB SRAM) - enables complex firmware with USB buffer allocation. |
| Analog | 16-bit 2.0 Msamples/sec ADC with 5 differential/10 single-ended channels - supports simultaneous sampling for motor current sensing or sensor fusion. |
| Connectivity | CAN FD + USB 2.0 high-speed host/device (no full-speed mode) - suitable for automotive diagnostics or industrial data aggregation with bandwidth >12 Mbps. |
| Timers & Logic | Five 32-bit CTimers, SCTimer/PWM (8 inputs/10 outputs), 24-bit MRT, RTC, WWDT - provides precise PWM generation, multi-rate scheduling, and low-power wake-up. |
| Package | VFBGA59 (4 × 4 × 0.4 mm, 0.4 mm pitch) - enables ultra-compact PCB layout for space-limited edge nodes. |
| GPIO | 37 configurable I/O pins with secure GPIO option, pin interrupts, and group interrupts (GINT) - allows flexible peripheral interfacing and event-driven power management. |
Pinout & Package
VFBGA59 package: thin fine-pitch ball grid array, 59 solder balls, 4 mm × 4 mm body, 0.4 mm pitch, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP0_A | General-purpose I/O / Analog comparator input A | Configurable digital I/O or analog input when ANAMODE=1; used for voltage monitoring or threshold detection. |
| PIO0_1 | General-purpose I/O / Flexcomm 3 CTS/SDA/SSEL0 | Supports I2C slave communication or SPI slave select - enables multi-device bus arbitration. |
| PIO0_2 / TRST | JTAG test reset / Flexcomm 3 TXD/SCL/MISO/WS | Boundary-scan debug entry point; also routes UART/I2C/SPI/I2S signals - simplifies bring-up and protocol flexibility. |
| PIO0_3 / TCK | JTAG clock / Flexcomm 3 RXD/SDA/MOSI/DATA | Enables synchronous debug clocking and full-duplex serial data exchange - critical for firmware validation. |
| PIO0_4 / TMS | JTAG mode select / CAN0_RD | Controls JTAG state machine; alternatively serves as CAN FD receiver input - supports dual-mode board design. |
| PIO0_5 / TDI | JTAG data in / CAN0_TD | Loads debug instructions or transmits CAN FD frames - boot source determined by pin state at reset. |
| PIO0_6 / TDO | JTAG data out / Flexcomm 3 SCK | Outputs debug response data or SPI/I2S clock - enables trace visibility and synchronous peripheral timing. |
| PIO0_7 | General-purpose I/O / Flexcomm 3 RTS/SCL/SSEL1 | Manages flow control in UART or selects secondary SPI slaves - improves robustness in noisy environments. |
| PIO0_8 | General-purpose I/O / SWO trace output | Provides real-time instruction trace via Serial Wire Output - essential for performance profiling and debugging. |
| PIO0_9 / ACMP0_B | General-purpose I/O / Analog comparator input B | Paired with PIO0_0 for differential comparison - enables precision zero-crossing detection or battery voltage monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| Arm Cortex-M33 core | 150 MHz operation with DSP extensions and FPU - accelerates motor control algorithms and sensor math without external co-processors. |
| Flexcomm Interface (0–8) | Software-configurable USART/SPI/I2C/I2S per interface - reduces BOM count by eliminating dedicated protocol ICs. |
| SCTimer/PWM | 8 inputs, 10 outputs, 16 match/capture registers - enables complex waveform generation (e.g., three-phase inverter gating) with hardware state-machine sequencing. |
| 16-bit 2.0 Msamples/sec ADC | Simultaneous conversion on differential pairs - captures synchronized current/voltage waveforms for real-time power quality analysis. |
| Programmable Logic Unit (PLU) | Combinatorial and sequential logic implementation - replaces discrete glue logic for custom interrupt routing or status encoding. |
| USB 2.0 high-speed controller | On-chip PHY, dedicated DMA, crystal-less not supported - delivers 480 Mbps data throughput for firmware updates or streaming telemetry. |
Applications
| Industrial PLC I/O Module | Smart Sensor Node |
|---|---|
Use Scenario: Compact remote I/O unit collecting analog/digital signals from field sensors and relaying data via CAN FD to central controller. IC Role / Device Role / Timing Role: Main controller executing real-time I/O scanning, CRC-protected CAN FD messaging, and ADC-triggered event logging. Use Value: 37 GPIOs and 16-bit ADC enable direct connection to 8+ analog sensors; CAN FD ensures deterministic <100 µs latency for motion control feedback loops. |
Use Scenario: Battery-powered environmental monitor measuring temperature, humidity, and air quality with local edge analytics. IC Role / Device Role / Timing Role: System-on-chip managing sensor acquisition, low-power sleep/wake cycles, and encrypted USB HS data dump during maintenance windows. Use Value: VFBGA59 footprint minimizes PCB area; RTC + WWDT + Micro-Tick Timer enable precise wake intervals down to 1 ms while maintaining sub-10 µA deep-sleep current. |
| Automotive Diagnostic Tool | Home Energy Monitor |
Use Scenario: Handheld OBD-II scanner supporting UDS protocols over CAN FD for ECU reprogramming and fault readout. IC Role / Device Role / Timing Role: Protocol engine handling ISO 15765-2 transport layer, CAN FD frame assembly, and USB HS host interface to PC software. Use Value: Five CTimers coordinate multi-channel CAN FD bit timing; USB HS enables 5 MB/s firmware download - cutting update time by 4× vs. full-speed USB. |
Use Scenario: DIN-rail mounted meter aggregating current/voltage from split-core CTs and communicating via USB to home gateway. IC Role / Device Role / Timing Role: Precision measurement hub performing simultaneous ADC sampling, RMS calculation, and harmonic analysis before USB transmission. Use Value: 2.0 Msamples/sec ADC captures 50/60 Hz waveforms at >32× oversampling; SCTimer/PWM synchronizes sampling to zero-crossing for ±0.1% energy accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S16JEV59 | Includes TrustZone®, PUF, CASPER, PRINCE, Secure Boot, and full HASH-AES - adds ~15 KB ROM overhead and higher BOM cost. | Required for certified secure boot, device attestation, or encrypted firmware updates in regulated markets (e.g., medical, payment). | Select LPC55S16JEV59 only if cryptographic root-of-trust, anti-rollback, or DICE-compliant identity is mandatory - not for cost-sensitive, non-security-critical use cases. |
| LPC5514JEV59 | 128 KB flash, 80 KB SRAM, same VFBGA59 package and peripheral set - reduces memory headroom but maintains identical pinout and clocking. | Suitable for simpler firmware (e.g., basic sensor polling or relay control) where 256 KB flash and 96 KB SRAM are unnecessary. | Choose LPC5514JEV59 to lower unit cost when application firmware fits within 128 KB and requires ≤80 KB runtime RAM - no PCB change needed. |
Compared with LPC5516JEV59E, LPC55S16JEV59 adds hardware-enforced security features at higher cost and complexity, while LPC5514JEV59 trades memory capacity for lower price - making LPC5516JEV59E optimal for mid-tier industrial controllers needing CAN FD, USB HS, and rich analog/timing resources without security certification overhead.
Availability
LPC5516JEV59E is available at Aetrix Electronics and suitable for industrial PLC I/O modules, smart sensor nodes, automotive diagnostic tools, and home energy monitors requiring stable component supply, long-term lifecycle assurance, and consistent VFBGA59 packaging.
Supply support for LPC5516JEV59E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with over 50 years of embedded systems expertise.
The LPC551x series targets cost-optimized, non-certified secure embedded control - delivering Cortex-M33 performance, CAN FD, USB HS, and advanced analog peripherals without premium security IP, enabling rapid deployment in price-sensitive industrial edge devices.
FAQ
Does LPC5516JEV59E support Secure Boot or TrustZone® technology?
No, LPC5516JEV59E does not include Secure Boot, TrustZone®, PUF, CASPER, or PRINCE modules - these features are exclusive to LPC55S1x variants per NXP's official ordering table. The LPC5516JEV59E retains HASH-AES and RNG engines but lacks cryptographic key provisioning and runtime isolation capabilities required for secure boot verification. Engineers must implement software-based authentication if needed.
What USB modes does LPC5516JEV59E support?
LPC5516JEV59E supports USB 2.0 high-speed (480 Mbps) host and device operation only - it does not include full-speed (12 Mbps) USB capability. The on-chip high-speed PHY and dedicated DMA controller enable efficient bulk data transfer, but crystal-less operation is not supported in device mode. Designers must provide a 12 MHz or 24 MHz crystal or oscillator for USB clocking.
How many GPIO pins are available on LPC5516JEV59E?
LPC5516JEV59E provides 37 usable GPIO pins in its VFBGA59 package, as confirmed in Table 2 of the datasheet. These include configurable digital I/O, pin interrupts (PINT), group interrupts (GINT), and secure GPIO options. Pin multiplexing is managed via IOCON registers, and default reset states disable pull-ups/pull-downs on most pins except specific debug and boot configuration pins.
Is the 16-bit ADC on LPC5516JEV59E capable of simultaneous sampling?
Yes, the 16-bit ADC on LPC5516JEV59E supports simultaneous conversions on two ADC input channels belonging to the same differential pair - achieving up to 2.0 Msamples/sec aggregate rate. This capability is explicitly documented for real-time waveform capture in motor control or power quality applications, with internal/external trigger support and five differential channel pairs (10 single-ended channels) available.
What is the operating temperature range for LPC5516JEV59E?
LPC5516JEV59E is rated for industrial operation from −40 °C to +105 °C, as specified in the official NXP datasheet. This extended temperature range ensures reliable performance in harsh environments such as factory automation cabinets, outdoor energy meters, and under-hood automotive diagnostic tools - supported by integrated PMU, brown-out detectors, and DC-DC converter operation.
Can LPC5516JEV59E be used as a drop-in replacement for LPC55S16JEV59?
No, LPC5516JEV59E is not a drop-in replacement for LPC55S16JEV59 due to missing security IP (TrustZone®, PUF, CASPER, PRINCE) and absence of Secure Boot - though both share identical VFBGA59 pinout, clocking, and peripheral configuration. Firmware relying on secure boot or hardware crypto acceleration will fail; redesign is required to remove or emulate those functions in software.
LPC5516JEV59E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 59-VFBGA
- Series:
- LPC551x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5516JEV59E FAQ
1.How can I place an order for LPC5516JEV59E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5516JEV59E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5516JEV59E reliable?
The price and inventory of LPC5516JEV59E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5516JEV59E is usually 5 days.
3.What payment methods are accepted for LPC5516JEV59E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5516JEV59E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5516JEV59E?
LPC5516JEV59E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5516JEV59E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5516JEV59E?
For technical support, including LPC5516JEV59E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5516JEV59E requirements.
6.How does Aetrix verify that LPC5516JEV59E is sourced from the original manufacturer or authorized distributors?
All LPC5516JEV59E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5516JEV59E meets industry standards.
7.What is the process for return or replacement of LPC5516JEV59E?
All LPC5516JEV59E units undergo pre-shipment inspection (PSI). If there is an issue with LPC5516JEV59E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5516JEV59E part is unused and in its original packaging.
Return procedure for LPC5516JEV59E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5516JEV59E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

