My Inquiry
My Account
NXP Semiconductors LPC5516JEV98E
- Part No.:
- LPC5516JEV98E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 98-VFBGA
- Datasheet:
-
LPC5516JEV98E.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 98VFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:248
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5516JEV98E from NXP Semiconductors is a 32-bit Arm Cortex-M33 microcontroller designed for secure embedded applications, featuring 256 KB flash, 96 KB SRAM, TrustZone® security, PRINCE real-time flash encryption, CASPER crypto acceleration, CAN FD, USB full-speed and high-speed interfaces, and a 16-bit 2.0 Msamples/sec ADC. It operates up to 150 MHz and supports industrial temperature range (−40 °C to +105 °C) in VFBGA98 packaging.
For engineers reviewing the LPC5516JEV98E datasheet, LPC5516JEV98E pinout, LPC5516JEV98E application, or LPC5516JEV98E equivalent, key selection considerations include secure boot with RSA-2048/4096, PUF-based key generation, PRINCE-encrypted flash updates, Flexcomm-configurable serial peripherals (USART/SPI/I²C/I²S), and dual USB controllers with crystal-less FS operation.
Technical Context
The LPC5516JEV98E implements Arm TrustZone® at the hardware level to isolate secure and non-secure execution environments, enabling secure firmware updates via SB2 format and debug authentication using RSA-2048/4096. Its PRINCE module performs real-time AES-128 encryption/decryption of flash reads/writes without software overhead.
CASPER co-processor accelerates ECC operations (e.g., ECDSA, ECDH) while the integrated PUF generates and reconstructs cryptographic keys (64–4096 bits) from silicon fingerprinting. The device uses two DMA controllers (23+10 channels) to offload data movement for ADC, USB, CAN FD, and Flexcomm peripherals, supporting simultaneous 2-channel ADC sampling at 2.0 Msamples/sec.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ up to 150 MHz with FPU, MPU, and TrustZone® isolation |
| Memory | 256 KB on-chip flash (512-byte page erase/write); 96 KB SRAM (16 KB code bus + 64 KB system bus + 16 KB USB SRAM) |
| Security | PRINCE flash encryption/decryption; CASPER ECC acceleration; PUF key generation; SHA2/AES-256; RSA-2048/4096 secure boot |
| Analog | 16-bit ADC with 2.0 Msamples/sec max rate, 5 differential/10 single-ended channels, simultaneous dual-channel conversion |
| Connectivity | CAN FD controller; USB 2.0 full-speed + high-speed host/device with on-chip PHY; nine Flexcomm interfaces (configurable as USART/SPI/I²C/I²S) |
| Package | VFBGA98 (7 mm × 7 mm × 0.5 mm, 0.5 mm pitch, 98-ball array) |
| Operating Range | 1.8 V to 3.6 V supply; −40 °C to +105 °C ambient temperature |
Pinout & Package
VFBGA98 package: 7 mm × 7 mm body, 0.5 mm ball pitch, 98 I/O balls arranged in 10 × 10 grid with corner balls omitted. Compatible with standard reflow profiles and automated optical inspection (AOI).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP0_A | GPIO / Analog comparator input A | Dual-function pin supporting digital I/O or analog comparator input when ANAMODE enabled; default reset state is high-impedance |
| PIO0_5 / TDI | JTAG test data input / boot mode select | State at reset determines boot source (flash, ISP, or ROM bootloader); also serves as JTAG TDI in boundary scan mode |
| PIO0_11 / SWDIO | Serial Wire Debug I/O | Primary debug interface pin; enables programming and real-time trace via Serial Wire Debug (SWD) protocol |
| USB0_DP / USB0_DM | USB full-speed differential pair | On-chip PHY supports crystal-less operation in device mode; requires no external oscillator for FS USB enumeration |
| USB1_DP / USB1_DM | USB high-speed differential pair | HS PHY supports 480 Mbps operation; dedicated DMA controller enables zero-copy transfers for high-throughput data streaming |
| CLKIN / CLKOUT | External clock input / system clock output | Supports 12–32 MHz crystal or external clock input; CLKOUT provides divided internal clock for system timing verification |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone®-enabled partitioning | Hardware-enforced separation of secure/non-secure memory regions, peripherals, and interrupts to protect IP and credentials |
| PRINCE real-time flash encryption | Transparent AES-128 encryption/decryption during flash read/write-no software intervention required for asset protection |
| CASPER crypto co-processor | Accelerates ECC scalar multiplication (e.g., ECDSA signature generation) in <100k cycles, reducing CPU load vs. software-only implementation |
| Flexcomm configurable serial interfaces | Nine independent Flexcomm modules support dynamic runtime reconfiguration between USART, SPI, I²C, and I²S protocols |
| Secure boot with DICE compliance | Implements TCG DICE Specification v2.0 Level 00 for device identity attestation and layered root-of-trust establishment |
Applications
| Industrial IoT Gateway | Secure Automotive Telematics |
|---|---|
Use Scenario: Edge gateway aggregating sensor data from Modbus RTU field devices and forwarding encrypted payloads to cloud via TLS over cellular. IC Role / Device Role / Timing Role: Main application processor managing dual USB (host for cellular modem, device for configuration), CAN FD for vehicle bus access, and PRINCE-encrypted OTA firmware updates. Use Value: TrustZone® isolates secure boot and key storage from Linux application layer; CASPER accelerates TLS handshake; 2.0 Msamples/sec ADC samples vibration sensors at sub-millisecond intervals. | Use Scenario: In-vehicle telematics control unit performing secure firmware updates, CAN FD diagnostics, and encrypted log upload via USB high-speed to service tools. IC Role / Device Role / Timing Role: Secure MCU executing signed firmware images, validating update packages with RSA-4096, and enforcing anti-rollback via image key revocation in protected flash. Use Value: PUF-generated keys prevent cloning; PRINCE ensures flash contents remain confidential even if memory is physically extracted; USB HS enables <10 s firmware download versus minutes over CAN. |
| Medical Sensor Hub | Smart Energy Meter |
Use Scenario: Portable diagnostic device acquiring ECG, temperature, and motion data, then transmitting HIPAA-compliant encrypted reports via BLE bridge connected to UART. IC Role / Device Role / Timing Role: Real-time signal acquisition controller using simultaneous dual-channel ADC sampling, temperature sensor integration, and secure hash (SHA2) for data integrity signing. Use Value: 16-bit ADC resolution and 2.0 Msamples/sec rate capture high-fidelity waveform details; TRNG seeds cryptographic operations; secure GPIO prevents tampering with critical sensor inputs. | Use Scenario: Revenue-grade electricity meter implementing IEC 62056-21 communication, tamper detection, and encrypted firmware updates over PLC or RF mesh networks. IC Role / Device Role / Timing Role: Trusted execution environment hosting metrology algorithms, secure boot validation, and PRINCE-encrypted flash storage for calibration constants and billing logs. Use Value: Windowed Watchdog Timer (WWDT) detects runaway code in safety-critical metrology routines; CRC engine validates flash sectors before execution; 128-bit UUID enables unique device identification per meter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secure microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S16JEV98 | Includes TrustZone®, PUF, CASPER, and secure boot features enabled; identical flash/SRAM/USB/CAN FD specs | Valid for designs requiring certified secure boot and cryptographic key lifecycle management | Select LPC55S16JEV98 when full NXP Secure Boot certification (SB2), DICE attestation, and PUF-based key derivation are mandatory |
| RA6M5GFP | Renesas RA6M5 offers Arm Cortex-M33, 1MB flash, 384KB SRAM, but lacks PRINCE, CASPER, and PUF; uses different secure boot architecture (Trusted Secure IP) | Suitable for high-memory applications where NXP-specific security blocks are not required | Choose RA6M5GFP for larger code footprint needs or when leveraging Renesas Flexible Software Package (FSP) ecosystem |
Compared with LPC55S16JEV98, the LPC5516JEV98E omits TrustZone® and PUF but retains PRINCE and CASPER-making it ideal for cost-sensitive designs needing flash encryption and ECC acceleration without full secure enclave requirements. Versus RA6M5GFP, it delivers tighter integration of hardware crypto blocks optimized for NXP's SB2 workflow and smaller memory footprint.
Availability
LPC5516JEV98E is available at Aetrix Electronics and suitable for industrial IoT gateways, secure automotive telematics units, medical sensor hubs, and smart energy meters requiring stable component supply across extended product lifecycles.
Supply support for LPC5516JEV98E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with leadership in Arm-based microcontrollers and edge AI processing.
The LPC551x series targets cost-optimized secure embedded systems requiring PRINCE flash encryption and CASPER-accelerated cryptography without full TrustZone® or PUF implementation-ideal for industrial control and metering applications.
FAQ
What security features does the LPC5516JEV98E support?
The LPC5516JEV98E supports PRINCE real-time flash encryption/decryption, CASPER hardware acceleration for ECC operations, secure boot with RSA-2048/4096 signature verification, SHA2 hashing, AES-256, and a True Random Number Generator (TRNG). It does not include TrustZone® or PUF, distinguishing it from the LPC55S1x family. These features enable secure firmware updates and cryptographic operations without software overhead in the LPC5516JEV98E.
Does the LPC5516JEV98E support USB high-speed operation?
Yes, the LPC5516JEV98E integrates a USB 2.0 high-speed host/device controller with an on-chip high-speed PHY, supporting 480 Mbps data rates. It also includes a separate full-speed USB controller with crystal-less operation capability in device mode. Both controllers have dedicated DMA engines to minimize CPU load during bulk transfers in the LPC5516JEV98E.
What is the ADC performance specification for the LPC5516JEV98E?
The LPC5516JEV98E features a 16-bit successive approximation register (SAR) ADC capable of up to 2.0 million samples per second (Msamples/sec). It supports five differential channel pairs (or ten single-ended inputs), simultaneous dual-channel conversion, and multiple trigger sources including timers and external events. This performance is confirmed in the official NXP LPC55S1x/LPC551x datasheet Rev. 1.8 for the LPC5516JEV98E.
Which package type is used for the LPC5516JEV98E?
The LPC5516JEV98E uses the VFBGA98 package: a thin fine-pitch ball grid array with 98 solder balls, 7 mm × 7 mm body size, and 0.5 mm pitch. This package is specified in NXP's ordering information table and matches the SOT1982-1 mechanical drawing. It is pin-compatible with other VFBGA98 variants in the LPC55S1x/LPC551x family, including LPC55S16JEV98.
Can the LPC5516JEV98E execute secure boot with RSA-4096 signatures?
No-the LPC5516JEV98E does not support secure boot. According to Table 2 in the NXP datasheet Rev. 1.8, the "Secure boot" column for LPC5516JEV98 is marked with a dash (–), indicating this feature is disabled. Only LPC55S1x variants (e.g., LPC55S16JEV98) implement RSA-2048/4096 secure boot. The LPC5516JEV98E retains PRINCE and CASPER but omits boot ROM cryptographic verification capabilities.
LPC5516JEV98E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 98-VFBGA
- Series:
- LPC551x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5516JEV98E FAQ
1.How can I place an order for LPC5516JEV98E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5516JEV98E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5516JEV98E reliable?
The price and inventory of LPC5516JEV98E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5516JEV98E is usually 5 days.
3.What payment methods are accepted for LPC5516JEV98E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5516JEV98E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5516JEV98E?
LPC5516JEV98E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5516JEV98E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5516JEV98E?
For technical support, including LPC5516JEV98E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5516JEV98E requirements.
6.How does Aetrix verify that LPC5516JEV98E is sourced from the original manufacturer or authorized distributors?
All LPC5516JEV98E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5516JEV98E meets industry standards.
7.What is the process for return or replacement of LPC5516JEV98E?
All LPC5516JEV98E units undergo pre-shipment inspection (PSI). If there is an issue with LPC5516JEV98E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5516JEV98E part is unused and in its original packaging.
Return procedure for LPC5516JEV98E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5516JEV98E Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
