NXP Semiconductors LPC5526JEV98E
- Part No.:
- LPC5526JEV98E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 98-VFBGA
- Datasheet:
-
LPC5526JEV98E.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 98VFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:260
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5526JEV98E from NXP Semiconductors is a 32-bit Arm Cortex-M33 microcontroller designed for secure embedded applications, operating at up to 150 MHz, featuring 256 KB on-chip SRAM, 256 KB flash memory, PRINCE real-time flash encryption, and full-speed + high-speed USB interfaces. It targets industrial control, IoT edge nodes, and secure firmware update systems requiring robust cryptographic acceleration and low-power operation.
For engineers reviewing the LPC5526JEV98E datasheet, LPC5526JEV98E pinout, LPC5526JEV98E application, or LPC5526JEV98E equivalent, key selection considerations include its VFBGA98 package with 64 GPIOs, CASPER-free security configuration, absence of PUF/SHA-AES hardware, and SDIO support - critical for boot source selection, secure boot certificate management, and peripheral interface planning in resource-constrained designs.
Technical Context
The LPC5526JEV98E implements an Arm Cortex-M33 core without CASPER crypto co-processor, FPU, or DSP extensions, relying on software-based cryptographic operations. Its memory subsystem includes 256 KB SRAM (32 KB code bus, 208 KB system bus, 16 KB USB SRAM) and 256 KB flash with PRINCE encryption enabled but no built-in PUF or hardware AES/SHA engines.
It supports nine Flexcomm peripherals configurable as USART/SPI/I²C/I²S, dual USB controllers (FS+HS), SDIO interface, SCTimer/PWM, five general-purpose timers, RTC, MRT, WWDT, 16-bit 1.0 Msps ADC with differential capability, comparator, and temperature sensor - all managed via AHB/APB interconnect and DMA0/DMA1 controllers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ up to 150 MHz, no CASPER, no FPU/DSP |
| Flash Memory | 256 KB on-chip flash with PRINCE real-time encryption/decryption |
| SRAM | 256 KB total: 32 KB code bus, 208 KB system bus (192 KB contiguous), 16 KB USB SRAM |
| Security Features | Secure boot (RSA-2048/4096), image revocation, anti-rollback; no PUF, no hardware AES/SHA |
| Analog Peripherals | 16-bit ADC @ 1.0 Msps (5 diff / 10 SE channels), integrated temp sensor, 5-input comparator |
| Serial Interfaces | 9 Flexcomm units (USART/SPI/I²C/I²S), USB FS+HS PHY, SDIO (up to 2 cards, SDR25) |
| Timers & PWM | 5x 32-bit CTIMER, SCTimer/PWM (8 inputs/10 outputs), RTC, MRT, WWDT, Micro-Tick Timer |
| Package & I/O | VFBGA98 (7 mm × 7 mm, 0.5 mm pitch), 64 GPIOs, 8 pin-interrupt capable pins |
Pinout & Package
VFBGA98 package: 98-ball thin fine-pitch BGA, 7 mm × 7 mm body, 0.5 mm ball pitch, top-side marking "LPC552x" / "JEV98" / date code / revision (e.g., zzzyywwxR).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0–PIO0_14 | General-purpose digital I/O | Configurable GPIO with optional analog functions (ADC/ACMP); default reset state varies per pin (PU/PD/Z) |
| FC0–FC8 | Flexcomm serial interface signals | Software-configurable USART/SPI/I²C/I²S; each includes FIFO and fractional baud-rate generator |
| USB0_DP/USB0_DM | USB 2.0 full-speed differential pair | On-chip FS PHY; crystal-less operation supported in device mode via software library |
| USB1_DP/USB1_DM | USB 2.0 high-speed differential pair | On-chip HS PHY; requires external 12 MHz or 24 MHz crystal for HS clock generation |
| SD0_CMD/SD0_CLK/SD0_DATA[0:3] | SD/MMC 0 interface signals | Supports MMC/SDIO/CE-ATA cards; SDR25 mode (52 MHz) with DMA acceleration |
| SWCLK/SWDIO/SWO | Serial Wire Debug interface | SWD debug port with 8 breakpoints, 4 watchpoints, and trace output (SWO) for real-time debugging |
Key Features
| Feature | Design Value |
|---|---|
| PRINCE Flash Encryption | Hardware-accelerated real-time encryption/decryption of flash contents, enabling secure over-the-air updates without exposing decrypted firmware |
| Secure Boot Architecture | RSASSA-PKCS1-v1_5 signature verification using SHA256 digest and RSA-2048/4096 keys; supports up to four revocable Root of Trust keys |
| Flexible Serial Connectivity | Nine independent Flexcomm peripherals, each configurable as USART/SPI/I²C/I²S with dedicated FIFOs and multiple clocking options |
| Dual USB Controllers | Integrated full-speed + high-speed USB PHYs supporting host/device roles; FS mode supports crystal-less operation via internal FRO |
| Low-Power Timers | RTC running in always-on domain (32 kHz FRO or external crystal), Micro-Tick Timer from watchdog oscillator for wake-up from deep-sleep modes |
| High-Resolution Analog | 16-bit ADC sampling at 1.0 Msps with simultaneous conversion on differential pairs, plus integrated temperature sensor and 5-input comparator |
Applications
| Industrial PLC I/O Module | Secure IoT Edge Gateway |
|---|---|
Use Scenario: Real-time monitoring and control of field sensors/actuators in factory automation environments with strict functional safety and data integrity requirements. IC Role / Device Role / Timing Role: Main application processor executing deterministic control loops, managing isolated digital I/O expansion, and handling encrypted firmware updates over industrial Ethernet. Use Value: PRINCE-encrypted flash prevents unauthorized firmware modification; 150 MHz Cortex-M33 delivers sufficient compute headroom for multi-threaded control tasks and protocol stacks (Modbus TCP, OPC UA). |
Use Scenario: Aggregating and preprocessing sensor data from BLE/Wi-Fi sub-devices before secure transmission to cloud platforms via TLS-secured MQTT. IC Role / Device Role / Timing Role: Trusted execution environment hosting secure boot, cryptographic key management, and TLS offload for wireless connectivity modules. Use Value: Secure boot with RSA-4096 root keys ensures only signed firmware executes; absence of PUF simplifies key provisioning while retaining RoT enforcement via flash-stored hash digests. |
| Medical Wearable Hub | Smart Energy Meter Interface |
Use Scenario: Battery-powered wearable collecting ECG, temperature, and motion data, requiring long runtime, tamper resistance, and regulatory-compliant firmware validation. IC Role / Device Role / Timing Role: Central controller managing ultra-low-power sensor acquisition, local anomaly detection, and secure Bluetooth LE pairing with mobile apps. Use Value: Deep power-down mode with RTC wake-up enables multi-week battery life; secure boot prevents malicious firmware injection during OTA updates mandated by FDA cybersecurity guidance. |
Use Scenario: Residential energy meter interfacing with smart grid infrastructure, supporting tariff switching, load profiling, and remote firmware upgrades under utility security policies. IC Role / Device Role / Timing Role: Secure metering controller validating signed firmware images, managing time-of-use billing logic, and isolating communication peripherals from measurement subsystems. Use Value: Anti-rollback protection prevents downgrade attacks targeting known vulnerabilities; SDIO interface enables secure removable storage for audit logs compliant with IEC 62056-21. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S26JEV98 | Includes CASPER crypto co-processor, PUF, hardware AES/SHA, and secure GPIO; same flash/SRAM/USB/SDIO specs | Required for ECC acceleration, true random number generation, and hardware key derivation in PKI-based authentication flows | Select when cryptographic offload, entropy sourcing, or silicon-rooted key binding is mandatory for compliance (e.g., FIPS 140-2 Level 3) |
| LPC5526JBD64 | HTQFP64 package (64-pin TQFP), reduced GPIO count (36), identical core/peripheral specs except no SDIO support | Suitable for space-constrained designs where SD card interface is unnecessary and PCB assembly favors QFP over BGA | Choose for simplified layout, lower assembly cost, and compatibility with standard reflow processes - ideal for prototyping or low-volume production |
Compared with LPC5526JEV98E, LPC55S26JEV98 adds hardware crypto acceleration and entropy sources essential for high-assurance identity management, while LPC5526JBD64 trades SDIO and GPIO count for manufacturability and footprint reduction - making LPC5526JEV98E optimal for BGA-based, SDIO-dependent, cost-sensitive secure edge nodes.
Availability
LPC5526JEV98E is available at Aetrix Electronics and suitable for industrial control systems, secure IoT gateways, and medical wearables requiring stable component supply, long-term lifecycle support, and traceable sourcing for regulated markets.
Supply support for LPC5526JEV98E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in Arm-based microcontrollers and trusted execution environments.
The LPC552x series is designed for cost-optimized, secure embedded applications where hardware crypto acceleration is not required - delivering certified secure boot, PRINCE flash encryption, and rich peripheral integration in compact BGA packages.
FAQ
What is the maximum operating frequency of the LPC5526JEV98E?
The LPC5526JEV98E operates at a maximum CPU frequency of 150 MHz using its Arm Cortex-M33 core. This speed is achievable with internal PLL clock sources derived from the 12 MHz FRO, external crystal (16–32 MHz), or RTC oscillator. The device maintains timing integrity across its full industrial temperature range of −40 °C to +105 °C without derating. All performance-critical peripherals - including USB HS, SDIO, and ADC - are fully functional at this clock rate. The LPC5526JEV98E achieves this without CASPER or FPU, distinguishing it from the S-series variants.
Does the LPC5526JEV98E support secure boot, and what cryptographic algorithms does it use?
Yes, the LPC5526JEV98E supports secure boot using RSASSA-PKCS1-v1_5 signatures over SHA256 message digests, verified against RSA-2048 or RSA-4096 public keys stored in x.509 certificates. It enforces a chain of trust with up to four revocable Root of Trust keys, whose SHA-256 hashes reside in protected flash. Unlike the S-series, LPC5526JEV98E lacks hardware AES/SHA engines and PUF, so cryptographic operations rely on software libraries or external accelerators - making it suitable for applications where key provisioning is centralized and hardware entropy is not mandated.
What package type and pin count does the LPC5526JEV98E use?
The LPC5526JEV98E uses a VFBGA98 package: a 7 mm × 7 mm thin fine-pitch ball grid array with 98 solder balls arranged at 0.5 mm pitch. This package supports 64 GPIOs, with pin functions including Flexcomm serial interfaces, USB DP/DM, SDIO signals, ADC inputs, and SWD debug lines. Top-side marking follows NXP's standard format: "LPC552x", "JEV98", date code (yyww), and revision (e.g., "1B"). The VFBGA98 enables high-density routing and thermal performance suited for compact industrial and portable designs.
Can the LPC5526JEV98E interface with SD cards, and what modes are supported?
Yes, the LPC5526JEV98E integrates a Secured Digital Input/Output (SDIO) interface supporting SD2.0 and SDR25 (52 MHz) modes. It handles MMC, SDIO, and CE-ATA cards, with DMA acceleration for high-throughput data transfers. The interface supports up to two cards simultaneously and includes dedicated power control (SD0_POW_EN) and interrupt signaling (SD1_CARD_INT_N). Unlike some microcontrollers, LPC5526JEV98E does not require external level shifters for 3.3 V SD cards, and its PRINCE-encrypted flash allows secure storage of card-access credentials and firmware assets.
How does the LPC5526JEV98E differ from the LPC55S26JEV98 in terms of security features?
The LPC5526JEV98E omits the CASPER crypto co-processor, Physical Unclonable Function (PUF), and hardware HASH-AES engine present in the LPC55S26JEV98. While both support identical secure boot (RSA-2048/4096), PRINCE flash encryption, and anti-rollback, LPC5526JEV98E relies on software-based cryptography for TLS, ECC, or hashing - increasing CPU load but reducing BOM cost and silicon area. This makes LPC5526JEV98E appropriate for applications where cryptographic throughput is moderate and key provisioning occurs externally, whereas LPC55S26JEV98 is preferred for high-assurance identity and entropy-critical use cases.
LPC5526JEV98E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 98-VFBGA
- Series:
- LPC552x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- Flexcomm, I2C, MMC/SD/SDIO, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 144K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5526JEV98E FAQ
1.How can I place an order for LPC5526JEV98E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5526JEV98E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5526JEV98E reliable?
The price and inventory of LPC5526JEV98E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5526JEV98E is usually 5 days.
3.What payment methods are accepted for LPC5526JEV98E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5526JEV98E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5526JEV98E?
LPC5526JEV98E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5526JEV98E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5526JEV98E?
For technical support, including LPC5526JEV98E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5526JEV98E requirements.
6.How does Aetrix verify that LPC5526JEV98E is sourced from the original manufacturer or authorized distributors?
All LPC5526JEV98E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5526JEV98E meets industry standards.
7.What is the process for return or replacement of LPC5526JEV98E?
All LPC5526JEV98E units undergo pre-shipment inspection (PSI). If there is an issue with LPC5526JEV98E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5526JEV98E part is unused and in its original packaging.
Return procedure for LPC5526JEV98E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5526JEV98E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

