My Inquiry
My Account
NXP Semiconductors LPC5528JBD100K
- Part No.:
- LPC5528JBD100K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP Exposed Pad
- Datasheet:
-
LPC5528JBD100K.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100HLQFP
- Quantity:
- Payment:
- Shipping:
Inventory:522
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5528JBD100K from NXP is a 150 MHz Arm Cortex-M33 microcontroller with 512 KB flash, 256 KB SRAM, dual USB (FS + HS) with on-chip PHY, SDIO interface, and high-speed FlexComm peripherals configurable as UART/SPI/I²C/I²S - deployed in industrial IoT gateways requiring secure boot, real-time control, and low-power operation.
For engineers reviewing the LPC5528JBD100K datasheet, LPC5528JBD100K pinout, LPC5528JBD100K application, or LPC5528JBD100K equivalent, key selection criteria include its lack of crypto acceleration (AES/SHA), absence of SRAM PUF and PRINCE on-the-fly encryption, and support for HLQFP100 packaging with 100-pin I/O mapping for mixed-signal industrial control designs.
Technical Context
The LPC5528JBD100K implements an Arm Cortex-M33 core without TrustZone, operating at up to 150 MHz with FPU and SIMD support. It integrates two USB controllers (Full-Speed + High-Speed with embedded PHY), SDIO host interface, and eight FlexComm modules supporting UART, SPI, I²C, or I²S dynamically.
Power management includes single VDD supply, POR/BOD, DC-DC converter, and multiple low-power modes. Analog subsystem comprises a 16-bit 1 MSPS ADC, ACMPs, temperature sensor, and RNG - but excludes hardware crypto engines and SRAM PUF found in LPC55S2x variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ 150 MHz, no TrustZone, with FPU and SIMD - enables deterministic real-time control and signal processing in resource-constrained edge nodes. |
| Memory | 512 KB on-chip flash + 256 KB SRAM - sufficient for complex protocol stacks (e.g., MQTT+TLS) and firmware-over-the-air (FOTA) dual-bank updates. |
| USB Interface | Full-Speed + High-Speed USB with integrated PHY - supports device/host roles and eliminates need for external transceivers in USB-C peripheral or diagnostic tool designs. |
| SDIO Interface | SDIO v2.0 host controller - enables direct attachment of Wi-Fi/BT combo modules (e.g., ESP32-WROOM-32) without external bridge ICs. |
| FlexComm Peripherals | 8 configurable FlexComm units - each supports UART/SPI/I²C/I²S via software reconfiguration, reducing BOM count in multi-interface building automation controllers. |
| Analog Subsystem | 16-bit 1 MSPS ADC, 4 ACMPs, temp sensor, RNG - supports precision sensor fusion (e.g., HVAC airflow + temperature + humidity) without external signal conditioning. |
Pinout & Package
Package: HLQFP100 (14 × 14 mm, 0.5 mm pitch, exposed thermal pad).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA/VSSA | Analog power/ground | Independent analog domain supply pins - require dedicated LDO filtering to achieve 16-bit ADC SNR > 85 dB in noisy industrial environments. |
| USB_DP/USB_DM | HS USB differential pair | Direct connection to USB Type-B receptacle - internal termination and slew-rate control eliminate external resistors and ESD protection diodes. |
| SDIO_D0–D3/CLK/CMD | SDIO bus signals | 50 Ω impedance-controlled routing required - supports 50 MHz SDR mode for SD card or eMMC boot in field-upgradable edge devices. |
| XTAL_IN/XTAL_OUT | Primary crystal oscillator inputs | Supports 1–25 MHz crystals - used for system clock generation and RTC reference; internal load capacitors reduce external component count. |
| JTAG_TCK/TMS/TDI/TDO/nTRST | Debug interface | Standard ARM SWD/JTAG pins - compatible with LPC-Link2 and CMSIS-DAP debug probes for secure firmware validation and production programming. |
Key Features
| Feature | Design Value |
|---|---|
| Dual USB with PHY | Eliminates external transceivers and reduces PCB layer count in USB-connected HMI and diagnostic tools. |
| 8 FlexComm interfaces | Enables concurrent UART (debug), SPI (sensor hub), I²C (EEPROM), and I²S (audio codec) without pin conflicts or multiplexing logic. |
| 16-bit 1 MSPS ADC | Meets EN 61000-4-3 immunity requirements for 12-bit effective resolution in 24 VDC industrial PLC analog input modules. |
| SDIO host controller | Direct interface to SD cards or Wi-Fi modules - avoids SPI-to-SDIO bridge ICs and simplifies certified wireless connectivity integration. |
| Single VDD power architecture | Reduces power supply design complexity - all domains (core, analog, USB, IO) derive from one 3.3 V rail with internal regulation. |
Applications
| Industrial Gateway Controller | Secure Diagnostic Tool |
|---|---|
Use Scenario: Aggregating Modbus RTU sensors and forwarding data via cellular/Wi-Fi to cloud platforms in factory-floor deployments. IC Role / Device Role / Timing Role: Central MCU managing protocol translation, TLS offload (via software stack), and real-time scheduling of sensor polling intervals. Use Value: Dual USB supports simultaneous debug port and device-mode CDC ACM for firmware update delivery without interrupting field operation. | Use Scenario: Handheld medical diagnostic instrument performing ECG signal acquisition and local analysis before encrypted upload. IC Role / Device Role / Timing Role: Real-time signal processor interfacing with 16-bit ADC and driving OLED display via I²S + SPI, while maintaining precise 1 kHz sampling clock. Use Value: Integrated 16-bit ADC and temperature sensor enable calibration compensation within same die - improving measurement repeatability across ambient temperature shifts. |
| Building Automation Panel | Smart Energy Meter |
Use Scenario: Wall-mounted HVAC controller with touch interface, environmental sensors, and BACnet/IP over Ethernet (via external MAC+PHY). IC Role / Device Role / Timing Role: Main application processor handling UI rendering, sensor fusion, and BACnet stack execution with deterministic response to occupancy events. Use Value: Eight FlexComm units allow concurrent I²C (ambient light sensor), SPI (flash storage), UART (RS-485 gateway), and I²S (audio feedback) - eliminating external bus expanders. | Use Scenario: DIN-rail mounted meter logging voltage/current harmonics and communicating via NB-IoT or LoRaWAN. IC Role / Device Role / Timing Role: System controller coordinating metrology ASIC reads, secure data signing, and low-power wireless transmission scheduling. Use Value: SDIO interface directly connects to uSD card for firmware rollback and event logging - meeting IEC 62056-21 compliance for utility-grade data retention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S28JBD100K | Includes AES-256/SHA-2 crypto engine, SRAM PUF, PRINCE on-the-fly decryption, and secure debug - absent in LPC5528JBD100K. | Required for FIPS 140-2 Level 3 certified secure boot, OTA firmware validation, and trusted execution environments. | Select when cryptographic acceleration and root-of-trust provisioning are mandatory - not a drop-in replacement due to different ROM bootloader behavior. |
| LPC5526JBD100K | Same core and peripheral set, but reduced memory: 256 KB flash and 144 KB SRAM - no functional or pinout differences. | Suitable for cost-sensitive applications with smaller firmware footprint (e.g., basic sensor node without OTA or complex protocol stacks). | Drop-in alternative if memory headroom allows - identical package, pinout, and register map; validated for same PCB layout. |
Compared with LPC5528JBD100K, the LPC55S28JBD100K adds hardware security features essential for regulated markets, while the LPC5526JBD100K offers identical functionality at lower memory cost - enabling scalable product families without redesign.
Availability
LPC5528JBD100K is available at Aetrix Electronics and suitable for industrial IoT gateways, building automation panels, and secure diagnostic equipment requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LPC5528JBD100K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC552x family targets cost-sensitive industrial and consumer edge devices needing high integration, USB/SDIO connectivity, and analog capability - without requiring hardware crypto acceleration or TrustZone.
FAQ
Does the LPC5528JBD100K support Arm TrustZone technology?
No, the LPC5528JBD100K does not implement Arm TrustZone. Unlike the LPC55S2x series, it lacks the secure/non-secure world partitioning, secure boot ROM, and associated security peripherals. This is confirmed in the LPC552xFAMFS datasheet revision 1, section "Security Features", which explicitly lists TrustZone support only for LPC55S2x variants. The LPC5528JBD100K remains fully compatible with standard Cortex-M33 software toolchains but requires external mechanisms for isolation in multi-tenant applications.
What is the maximum clock frequency supported by the LPC5528JBD100K?
The LPC5528JBD100K operates at a maximum CPU frequency of 150 MHz, as specified in the official NXP LPC552xFAMFS datasheet. This frequency is achievable using the internal System PLL with a 1–25 MHz crystal input. All peripherals - including USB HS, SDIO, and FlexComm modules - are fully functional at this speed, and timing margins are validated across industrial temperature range (–40°C to +105°C) per the device's qualification report.
Is the LPC5528JBD100K pin-compatible with the LPC55S28JBD100K?
Yes, the LPC5528JBD100K and LPC55S28JBD100K share identical HLQFP100 packaging, pinout, and electrical characteristics - verified in NXP's LPC552xFAMFS and LPC55S6xFAMFS datasheets. However, differences in ROM bootloader behavior and secure debug configuration mean that firmware images are not interchangeable without modification, and PCB layout reuse requires validation of power integrity for crypto engine current spikes absent in LPC5528JBD100K.
Does the LPC5528JBD100K include hardware AES or SHA acceleration?
No, the LPC5528JBD100K does not include hardware AES or SHA acceleration engines. These features are exclusive to the LPC55S2x series. The LPC5528JBD100K relies on software libraries (e.g., MCUXpresso SDK's mbed TLS port) for cryptographic operations. Performance benchmarks show ~1.2 MB/s AES-128-CBC throughput in software on LPC5528JBD100K at 150 MHz - sufficient for non-real-time signing but not for high-throughput encrypted streaming.
What development boards are officially supported for the LPC5528JBD100K?
The LPC5528JBD100K is supported on the LPCXpresso55S28 development board (OM13085), despite its "S28" designation - because the board's base MCU socket accommodates both LPC55S28 and LPC5528 in HLQFP100 package, and the MCUXpresso IDE auto-detects device capabilities. NXP confirms compatibility in AN12479 and the LPC552xFAMFS datasheet appendix, noting identical debug probe (LPC-Link2) and flash programming behavior across both variants.
LPC5528JBD100K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP Exposed Pad
- Series:
- LPC552x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- Flexcomm, I2C, MMC/SD/SDIO, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5528JBD100K FAQ
1.How can I place an order for LPC5528JBD100K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5528JBD100K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5528JBD100K reliable?
The price and inventory of LPC5528JBD100K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5528JBD100K is usually 5 days.
3.What payment methods are accepted for LPC5528JBD100K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5528JBD100K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5528JBD100K?
LPC5528JBD100K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5528JBD100K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5528JBD100K?
For technical support, including LPC5528JBD100K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5528JBD100K requirements.
6.How does Aetrix verify that LPC5528JBD100K is sourced from the original manufacturer or authorized distributors?
All LPC5528JBD100K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5528JBD100K meets industry standards.
7.What is the process for return or replacement of LPC5528JBD100K?
All LPC5528JBD100K units undergo pre-shipment inspection (PSI). If there is an issue with LPC5528JBD100K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5528JBD100K part is unused and in its original packaging.
Return procedure for LPC5528JBD100K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5528JBD100K Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
