NXP Semiconductors LPC5528JBD64E
- Part No.:
- LPC5528JBD64E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-TQFP Exposed Pad
- Datasheet:
-
LPC5528JBD64E.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5528JBD64E from NXP Semiconductors is a 32-bit Arm Cortex-M33 microcontroller for secure embedded applications, operating at up to 150 MHz with 512 KB flash, 256 KB SRAM, and full-speed + high-speed USB support. It integrates a 16-bit 1.0 Msamples/sec ADC, SCTimer/PWM, PRINCE flash encryption, and SDIO interface - deployed in industrial gateways requiring real-time control and firmware integrity.
For engineers reviewing the LPC5528JBD64E datasheet, LPC5528JBD64E pinout, LPC5528JBD64E application, or LPC5528JBD64E equivalent, key selection criteria include its HTQFP64 package, absence of CASPER crypto co-processor and PUF, secure boot capability via RSA-2048/4096, and 36 GPIOs with Flexcomm serial peripheral flexibility.
Technical Context
The LPC5528JBD64E implements an Arm Cortex-M33 core with MPU, FPU, DSP, and ETM, running at up to 150 MHz using PLL0/PLL1 clock sources derived from internal FRO (12 MHz or 1 MHz), external crystal (16–32 MHz), or RTC oscillator (32.768 kHz). It lacks the CASPER crypto accelerator and PUF controller found in LPC55S2x variants but retains SHA2-AES hardware acceleration and PRINCE flash encryption.
Its peripheral set includes nine Flexcomm interfaces (configurable as USART/SPI/I2C/I2S), dual USB controllers (FS + HS), SDIO, five 32-bit general-purpose timers, SCTimer/PWM with 10 outputs, RTC with wake-up capability, and a 16-bit ADC supporting simultaneous differential conversions. Power management supports Sleep, Deep-sleep, Power-down, and Deep power-down modes with wake-up via RTC, Micro-Tick Timer, or GPIO interrupts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ up to 150 MHz - enables deterministic real-time execution with TrustZone security isolation. |
| Flash Memory | 512 KB on-chip flash with PRINCE encryption - allows secure over-the-air updates and IP protection. |
| SRAM | 256 KB total (32 KB Code Bus + 208 KB System Bus + 16 KB USB SRAM) - supports large firmware images and USB buffer handling. |
| ADC | 16-bit, 1.0 Msamples/sec, 5 differential/10 single-ended channels - delivers high-resolution sensor acquisition for industrial monitoring. |
| USB Interface | Full-speed + high-speed host/device with on-chip PHY - eliminates need for external transceivers in dual-role USB designs. |
| GPIO Count | 36 programmable I/O pins with secure GPIO option - sufficient for mixed-signal control and communication in compact edge nodes. |
| Operating Temp | −40 °C to +105 °C - qualified for extended industrial temperature operation without derating. |
| Supply Voltage | 1.8 V to 3.6 V single supply - compatible with common Li-ion and DC-DC rail architectures. |
Pinout & Package
Package: HTQFP64 (plastic low-profile quad flat package, 64 leads, 10 × 10 × 0.5 mm pitch, SOT855-5).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP0_A | General-purpose I/O / Analog comparator input A | Configurable digital or analog input; comparator function active only when ANAMODE=1 and DIGIMODE=0. |
| PIO0_2 / TRST | JTAG test reset / Flexcomm3 SPI MISO (ISP mode) | Boundary scan entry point; defaults to debug function unless ISP mode is triggered by PIO0_5 state at reset. |
| PIO0_3 / TCK | JTAG test clock / Flexcomm3 SPI MOSI (ISP mode) | Primary JTAG clock input; repurposed for SPI data during in-system programming. |
| PIO0_4 / TMS | JTAG test mode select / Flexcomm3 SPI SSEL0 (ISP mode) | Controls JTAG state machine; serves as slave select for Flexcomm3 SPI in ISP configuration. |
| PIO0_5 / TDI | JTAG test data in / boot source selector | State at reset determines boot source (flash, USB, UART, SPI); critical for field firmware recovery paths. |
| PIO0_6 / TDO | JTAG test data out / Flexcomm3 SPI SCK (ISP mode) | Serial output for boundary scan; becomes SPI clock during ISP, enabling flash reprogramming without debugger. |
| SWCLK | Serial Wire Debug clock | Default debug clock after boot; supports SWD-based development and production programming. |
| SWO | Serial Wire Output trace | Provides non-intrusive instruction trace and printf-style debug output without halting CPU. |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot with RSA-2048/4096 | Enables cryptographic verification of firmware images using x.509 certificates and anti-rollback via image key revocation. |
| PRINCE Flash Encryption | Real-time AES-128 encryption/decryption of flash reads/writes - protects firmware assets without software overhead. |
| SHA2-AES Hardware Accelerator | Dedicated engine with DMA support - accelerates secure boot hash verification and encrypted communication stacks. |
| SCTimer/PWM with 10 Outputs | Programmable state machine supporting complex waveform generation and event-driven timing for motor control or lighting. |
| Flexcomm Serial Peripherals (0–7) | Nine configurable interfaces (USART/SPI/I2C/I2S) with FIFO and fractional baud-rate generator - reduces firmware complexity in multi-protocol systems. |
| SDIO Interface with DMA | Supports MMC, SDIO, and CE-ATA cards up to SDR25 (52 MHz) - enables local storage expansion for data logging or firmware caching. |
Applications
| Industrial PLC I/O Module | Smart Energy Meter |
|---|---|
Use Scenario: Compact remote I/O node collecting analog/digital sensor data and executing local logic in factory automation. IC Role / Device Role / Timing Role: Main controller managing ADC sampling, GPIO control, Modbus RTU over UART, and secure OTA updates. Use Value: 16-bit ADC with simultaneous differential conversion ensures accurate current/voltage measurement; PRINCE encryption safeguards firmware against tampering. | Use Scenario: Revenue-grade metering device with tamper detection, load profiling, and secure communication to utility backend. IC Role / Device Role / Timing Role: System-on-chip handling metrology calculations, RTC-based time-stamping, AES-encrypted DLMS/COSEM protocol stack. Use Value: SHA2-AES hardware acceleration enables real-time encryption of consumption data; 105°C rating supports operation inside sealed meter enclosures. |
| IIoT Edge Gateway | Medical Sensor Hub |
Use Scenario: Protocol translation gateway aggregating BLE/Zigbee sensor data and forwarding via Ethernet or cellular to cloud platforms. IC Role / Device Role / Timing Role: Central processor running FreeRTOS, managing multiple Flexcomm peripherals, USB host for dongle-based connectivity, and secure boot chain. Use Value: Dual USB (FS+HS) supports high-bandwidth firmware updates and peripheral attachment; 36 GPIOs accommodate diverse interface requirements. | Use Scenario: Portable diagnostic device acquiring ECG, temperature, and SpO₂ signals while maintaining patient data confidentiality. IC Role / Device Role / Timing Role: Real-time signal processor with ADC oversampling, CRC-based data integrity checks, and secure storage of calibration parameters. Use Value: 1.0 Msamples/sec ADC resolution enables precise R-wave detection; secure GPIO and boot enforcement prevent unauthorized firmware modification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S28JBD64 | Includes CASPER crypto co-processor and PUF; same flash/SRAM/USB/peripheral set. | Required for ECC-based key exchange or silicon-rooted key derivation in high-assurance systems. | Select when hardware-accelerated asymmetric cryptography or PUF-derived keys are mandatory. |
| LPC5526JBD64 | 256 KB flash, 144 KB SRAM, identical peripheral set and security features. | Suitable for cost-sensitive designs with smaller firmware footprint and reduced RAM needs. | Choose for BOM cost optimization where 512 KB flash and 256 KB SRAM headroom are unnecessary. |
Compared with LPC5528JBD64E, LPC55S28JBD64 adds CASPER and PUF for advanced cryptographic operations but shares identical package, pinout, and core peripherals; LPC5526JBD64 reduces memory resources while retaining all security and interface capabilities - enabling scalable design across performance tiers.
Availability
LPC5528JBD64E is available at Aetrix Electronics and suitable for industrial automation, smart metering, and IIoT edge gateway designs requiring stable component supply, long-term lifecycle assurance, and secure firmware update capability.
Supply support for LPC5528JBD64E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC552x product line targets cost-optimized, high-security embedded applications where cryptographic acceleration is not required but robust flash encryption, secure boot, and industrial-grade reliability remain essential.
FAQ
What is the maximum operating frequency of the LPC5528JBD64E?
The LPC5528JBD64E operates at a maximum CPU frequency of 150 MHz, achieved using PLL0 or PLL1 clock sources derived from internal FRO (12 MHz or 1 MHz), external crystal (16–32 MHz), or RTC oscillator (32.768 kHz). This frequency is fully supported across the −40 °C to +105 °C temperature range and 1.8 V to 3.6 V supply voltage, with no derating required under specified conditions.
Does the LPC5528JBD64E include a hardware crypto accelerator like CASPER?
No, the LPC5528JBD64E does not include the CASPER crypto co-processor. This distinguishes it from the LPC55S2x series. However, it retains SHA2-AES hardware acceleration and PRINCE flash encryption, providing strong symmetric cryptographic capability for secure boot and data protection without asymmetric algorithm acceleration.
What package type and pin count does the LPC5528JBD64E use?
The LPC5528JBD64E uses the HTQFP64 package: a plastic low-profile quad flat package with 64 leads, 10 × 10 × 0.5 mm body dimensions, and 0.5 mm pitch (SOT855-5). This package is pin-compatible with other LPC552x/LPC55S2x variants in the same footprint, enabling hardware reuse across security-tier variants.
How many GPIO pins are available on the LPC5528JBD64E?
The LPC5528JBD64E provides 36 general-purpose I/O pins. These support multiple functions including digital I/O, analog inputs (ADC/ACMP), serial interfaces (Flexcomm), USB, SDIO, and secure GPIO configurations. All GPIO registers reside on the AHB bus for low-latency access, and up to eight can be configured as pin interrupts with edge-triggered sensitivity.
Is the LPC5528JBD64E supported for secure boot with RSA-4096 keys?
Yes, the LPC5528JBD64E supports secure boot using RSA-2048 and RSA-4096 public keys, validated against x.509 certificates. It implements RSASSA-PKCS1-v1_5 signature verification of SHA256 digests and supports up to four revocable Root of Trust keys stored in protected flash, along with anti-rollback via image key certificate revocation using the Serial Number field.
LPC5528JBD64E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-TQFP Exposed Pad
- Series:
- LPC552x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- Flexcomm, I2C, MMC/SD/SDIO, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 36
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5528JBD64E FAQ
1.How can I place an order for LPC5528JBD64E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5528JBD64E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5528JBD64E reliable?
The price and inventory of LPC5528JBD64E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5528JBD64E is usually 5 days.
3.What payment methods are accepted for LPC5528JBD64E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5528JBD64E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5528JBD64E?
LPC5528JBD64E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5528JBD64E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5528JBD64E?
For technical support, including LPC5528JBD64E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5528JBD64E requirements.
6.How does Aetrix verify that LPC5528JBD64E is sourced from the original manufacturer or authorized distributors?
All LPC5528JBD64E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5528JBD64E meets industry standards.
7.What is the process for return or replacement of LPC5528JBD64E?
All LPC5528JBD64E units undergo pre-shipment inspection (PSI). If there is an issue with LPC5528JBD64E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5528JBD64E part is unused and in its original packaging.
Return procedure for LPC5528JBD64E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5528JBD64E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

