NXP Semiconductors LPC5534JBD100E
- Part No.:
- LPC5534JBD100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LPC5534JBD100E.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 100HLQFP
- Quantity:
- Payment:

- Shipping:

Inventory:185
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5534JBD100E from NXP Semiconductors is a 32-bit ARM Cortex-M33 microcontroller with 128 KB flash, 96 KB SRAM, USB Full-Speed device/host, CAN FD, and dual FlexPWM for motor control. It operates up to 150 MHz with FPU, MPU, and PowerQuad DSP accelerator, targeting industrial motor drives and secure IoT edge nodes requiring real-time analog sensing and low-power operation.
For engineers reviewing the LPC5534JBD100E datasheet, LPC5534JBD100E pinout, LPC5534JBD100E application, or LPC5534JBD100E equivalent, key selection criteria include its HLQFP100 package with 66 GPIOs, 23-channel 16-bit ADC (2.0 Msps), three 12-bit DACs, integrated tamper detection, and crystal-less USB FS capability in device mode.
Technical Context
The LPC5534JBD100E implements an ARM Cortex-M33 core with TrustZone security, supporting secure boot, CRP, and OTP eFuse programming. Its dual DMA controllers (52+16 channels) enable concurrent high-bandwidth transfers between FlexSPI, USB, CAN FD, and ADC subsystems.
Power management integrates a DC-DC converter and LDO with four low-power modes (Sleep to Deep Power-Down), wake-up via RTC (1 ms resolution), Micro-Tick Timer, or GPIO pattern match. Clocking includes dual PLLs, trimmable FROs (±1% at 0–85°C), and programmable crystal load capacitors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ 150 MHz with FPU, MPU, and TrustZone |
| Memory | 128 KB on-chip flash (with 8 KB cache) and 96 KB SRAM (16 KB code + 80 KB system) |
| Analog Peripherals | Four 16-bit ADCs (2.0 Msps), three 12-bit DACs (1 Msps), three OpAmps, four comparators |
| Serial Interfaces | USB 2.0 FS host/device (crystal-less), CAN FD, eight Flexcomm interfaces (USART/SPI/I2C/I2S), I3C, DMIC |
| Timers & PWM | Five 32-bit CTimers, SCTimer/PWM (16 match/capture), two FlexPWM (24 outputs), MRT, WWDT, OS Timer |
| Package & Pins | HLQFP100 (14 × 14 × 0.5 mm), 66 GPIOs, 23 ADC input channels, 4 tamper pins |
| Operating Range | −40 °C to +105 °C, VDDIO_1: 1.8–3.6 V, VDDIO_2: 1.08–3.6 V, VBAT: 1.71–3.6 V |
Pinout & Package
HLQFP100 plastic low-profile quad flat package (14 × 14 × 0.5 mm, 0.5 mm pitch), thermally enhanced with exposed thermal pad. Pinout supports full peripheral routing including dual CAN FD transceivers, USB D+/D−, FlexSPI data/control lines, and dedicated analog input/output pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0/ACMP0_A | GPIO / Comparator 0 Input A | Digital I/O default; enables differential analog comparison when ANAMODE=1 and DIGIMODE=0 |
| PIO0_5/TDI | JTAG Test Data In / CAN0_TD | Boot source selector (with PIO0_7); CAN0 transmit output when JTAG disabled |
| PIO0_7/HSCMP1_IN0 | High-Speed Comparator 1 Input 0 / Boot Select | Paired with PIO0_5 to determine boot mode (flash, ISP, or recovery) |
| FLEXSPI0_DATA0–3 | FlexSPI Data Bus | Supports octal/quad SPI XIP from external flash with 8 KB cache and DMA acceleration |
| USB_DP / USB_DM | USB 2.0 Full-Speed Differential Pair | Crystal-less operation enabled via software library (AN13527); internal PHY with dedicated DMA |
| CTIMERx_MATy | Timer Match Output | Configurable PWM or pulse generation with DMA-triggered updates and interrupt on match |
Key Features
| Feature | Design Value |
|---|---|
| PowerQuad DSP Accelerator | Hardware-accelerated fixed/floating-point math using four 4 KB SRAM banks; offloads CPU for real-time signal processing |
| Flexcomm Interface Flexibility | Eight software-configurable serial peripherals (USART/SPI/I2C/I2S) with shared fractional baud-rate generator and FIFOs |
| Secure Boot & CRP | ROM bootloader validates CRC32 image integrity; Code Read Protection enforces non-secure device lockdown |
| Low-Power Wake-Up Sources | RTC (1 s calendar + 1 ms wake), Micro-Tick Timer (watchdog oscillator), GPIO pattern match, and comparator events |
| Integrated Analog Subsystem | 23-channel 16-bit ADC (four simultaneous conversions), three independent 12-bit DACs, and three OpAmps with programmable VREF |
Applications
| Industrial Motor Control | Smart Sensor Hub |
|---|---|
Use Scenario: Closed-loop control of dual 3-phase BLDC motors with position feedback from QEI and current sensing via shunt amplifiers. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms using PowerQuad DSP, FlexPWM for gate drive timing, and SCTimer for precise commutation sequencing. Use Value: 24 PWM outputs, 2 QEI inputs, and 23-channel ADC enable direct integration of motor phase currents, bus voltage, and temperature without external signal conditioning. | Use Scenario: Multi-sensor environmental node aggregating temperature, acoustic (DMIC), and analog gas sensor data for predictive maintenance analytics. IC Role / Device Role / Timing Role: Edge AI inference host with ADC sampling synchronized to DMIC PDM clock, DMA-driven feature extraction, and USB/USB-CAN FD telemetry upload. Use Value: Four simultaneous ADC conversions, DMIC interface with Voice Activation Detect, and crystal-less USB FS reduce BOM count and eliminate external clock components. |
| Secure IoT Gateway | Human-Machine Interface (HMI) |
Use Scenario: Field-deployable gateway authenticating firmware updates over CAN FD and enforcing secure boot before loading OTA images from external QuadSPI flash. IC Role / Device Role / Timing Role: Root-of-trust controller managing CRP, OTP eFuse configuration, and dual-image boot with address remap for fail-safe recovery. Use Value: ROM-based bootloader with CRC32 validation, dual XIP images in external flash, and tamper-detect pins prevent unauthorized firmware modification. | Use Scenario: Touch-enabled industrial display panel with audio feedback, real-time graphics rendering, and analog front-end for button press detection and ambient light sensing. IC Role / Device Role / Timing Role: Application processor driving TFT LCD via parallel interface, generating audio via DAC/I2S, and sampling resistive touch and photodiode signals. Use Value: Three 12-bit DACs support stereo audio and haptic feedback; 16-bit ADC with 2.0 Msps resolves fast touch response and light intensity changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC5536JBD100E | 256 KB flash, 128 KB SRAM, identical peripherals and package; higher memory density | Required for larger firmware images or dual-application partitioning (e.g., secure/non-secure worlds) | Select when >128 KB flash or >96 KB SRAM is needed; same pinout and software compatibility |
| LPC55S36JHI48 | HVQFN48 package (48-pin), no USB FS, reduced GPIO count (32), same core and analog specs | Suitable for space-constrained designs where USB and full GPIO are not required | Choose for compact footprint and lower cost; verify USB absence aligns with system architecture |
Compared with LPC5536JBD100E, the LPC5534JBD100E trades flash/SRAM capacity for cost-sensitive deployments while retaining identical peripheral sets and security features; versus LPC55S36JHI48, it provides full USB FS connectivity and 66 GPIOs in a larger but more flexible HLQFP100 package.
Availability
LPC5534JBD100E is available at Aetrix Electronics and suitable for industrial motor control, smart sensor hubs, secure IoT gateways, and human-machine interface applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC5534JBD100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC553x product line delivers scalable, secure, and power-efficient MCUs optimized for real-time industrial control, sensor fusion, and trusted execution environments-designed to simplify certification for functional safety and cybersecurity standards.
FAQ
What is the maximum operating frequency of the LPC5534JBD100E?
The LPC5534JBD100E operates at a maximum CPU frequency of 150 MHz, achieved using its ARM Cortex-M33 core with PLL clock synthesis from internal FRO or external crystal sources. This frequency is sustained across the full −40 °C to +105 °C operating range with appropriate voltage regulation and thermal management. The LPC5534JBD100E maintains deterministic real-time performance at this speed due to its tightly coupled memory architecture and 8 KB instruction cache.
Does the LPC5534JBD100E support crystal-less USB Full-Speed operation?
Yes, the LPC5534JBD100E supports crystal-less USB Full-Speed device mode using its internal 48 MHz clock derived from the trimmed FRO and software calibration routines documented in Application Note AN13527. This eliminates the need for an external 12 MHz crystal in USB device applications, reducing BOM cost and PCB area. The LPC5534JBD100E does not support crystal-less operation in USB host mode.
How many ADC channels does the LPC5534JBD100E support, and what is their resolution?
The LPC5534JBD100E integrates four 16-bit successive-approximation ADCs capable of 2.0 Msamples/sec in 16-bit mode (or 3.2 Msamples/sec in 12-bit mode), with up to 23 total input channels across single-ended and differential configurations. These ADCs support four simultaneous conversions under dual-sequence control, enabling synchronized sampling for motor current and voltage measurements. The LPC5534JBD100E also includes integrated temperature sensors connected to both ADC blocks.
What security features are implemented in the LPC5534JBD100E?
The LPC5534JBD100E includes ARM TrustZone for hardware-enforced secure/non-secure world isolation, ROM-based secure bootloader with CRC32 image validation, Code Read Protection (CRP) levels, OTP eFuse programming for immutable keys, and tamper-detect pins with dedicated monitoring circuitry. It supports secure boot from on-chip flash or external FlexSPI devices, dual-image boot with address remap, and cryptographic acceleration via the PowerQuad engine. The LPC5534JBD100E meets requirements for IEC 62443 and ISO/SAE 21434 compliance frameworks.
What is the package type and thermal specification of the LPC5534JBD100E?
The LPC5534JBD100E is housed in an HLQFP100 plastic low-profile quad flat package (14 × 14 × 0.5 mm, 0.5 mm pitch) with exposed thermal pad for enhanced heat dissipation. It is rated for operation from −40 °C to +105 °C ambient temperature and supports junction temperatures up to +125 °C under proper PCB thermal design. The package provides 66 GPIOs, full peripheral pinout access, and compatibility with standard QFP reflow profiles per IPC-J-STD-020.
LPC5534JBD100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, I3C, SPI, UART/USART, USB2.0
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 66
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 23x16b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5534JBD100E FAQ
1.How can I place an order for LPC5534JBD100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5534JBD100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5534JBD100E reliable?
The price and inventory of LPC5534JBD100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5534JBD100E is usually 5 days.
3.What payment methods are accepted for LPC5534JBD100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5534JBD100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5534JBD100E?
LPC5534JBD100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5534JBD100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5534JBD100E?
For technical support, including LPC5534JBD100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5534JBD100E requirements.
6.How does Aetrix verify that LPC5534JBD100E is sourced from the original manufacturer or authorized distributors?
All LPC5534JBD100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5534JBD100E meets industry standards.
7.What is the process for return or replacement of LPC5534JBD100E?
All LPC5534JBD100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC5534JBD100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5534JBD100E part is unused and in its original packaging.
Return procedure for LPC5534JBD100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5534JBD100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

