NXP Semiconductors LPC5534JHI48/00K
- Part No.:
- LPC5534JHI48/00K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
LPC5534JHI48/00K.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5534JHI48/00K from NXP Semiconductors is a 32-bit ARM Cortex-M33 microcontroller designed for secure, low-power embedded control with integrated analog and communication peripherals. It operates at up to 150 MHz, integrates 128 KB flash and 96 KB SRAM, supports CAN FD and FlexSPI with cache, and targets industrial motor control, sensor fusion, and edge AI inference at the device level.
For engineers reviewing the LPC5534JHI48/00K datasheet, LPC5534JHI48/00K pinout, LPC5534JHI48/00K application, or LPC5534JHI48/00K equivalent, this page delivers verified specifications including its HVQFN48 package, 32 GPIOs, dual FlexPWM subsystem, 10-channel 16-bit ADC, and PowerQuad DSP accelerator - all confirmed for the exact LPC5534JHI48/00K variant.
Technical Context
The LPC5534JHI48/00K implements an ARM Cortex-M33 core with TrustZone security, FPU, MPU, and NVIC, paired with PowerQuad-a hardware DSP accelerator using four dedicated 4 KB SRAM banks. Its clock system combines a trimmed 96 MHz FRO, dual PLLs, and 32 kHz RTC oscillator for precise timing across power modes.
Peripherals include two FlexPWM modules (24 outputs total), two QEI interfaces, eight Flexcomm interfaces configurable as USART/SPI/I²C/I²S, one I³C bus, one DMIC, and a CRC engine with DMA support. The analog subsystem features three 12-bit DACs, four comparators, three OpAmps (only OPAMP0 output routed to pin), and dual temperature sensors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ 150 MHz with FPU, MPU, TrustZone, and NVIC |
| Memory | 128 KB on-chip flash (with 8 KB low-power cache) and 96 KB SRAM (16 KB code + 80 KB system) |
| Analog I/O | Four 16-bit 2.0 Msamples/sec ADC channels (10 total inputs), three 12-bit 1 Msamples/sec DACs, four comparators, three OpAmps |
| Communication | CAN FD with dedicated DMA, eight Flexcomm interfaces (configurable as USART/SPI/I²C/I²S), one I³C, one DMIC, USB Full-Speed host/device (no PHY in this variant) |
| Timers & Control | Five 32-bit general-purpose timers, SCTimer/PWM (16 match/capture registers), RTC with calendar, MRT, WWDT, Micro-tick timer, two QEIs |
| Package & Environment | HVQFN48 (7 × 7 × 0.85 mm), −40 °C to +105 °C operating range, VDDIO_1: 1.8–3.6 V, VDDIO_2: 1.08–3.6 V |
| Security & Boot | ROM bootloader supporting dual-image XIP from FlexSPI, CRP, OTP eFuse, and CAN-FD ISP |
Pinout & Package
HVQFN48 package: 48-terminal, thermally enhanced, leadless plastic package with 0.4 mm pitch; body size 7 mm × 7 mm × 0.85 mm; exposed thermal pad; RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 | GPIO / ACMP0_A | General-purpose I/O; comparator 0 input A when analog mode enabled |
| PIO0_1 | GPIO / ADC1IN2B | General-purpose I/O; ADC1 channel 2B single-ended or differential input |
| PIO0_2 | GPIO / TRST | Boundary scan test reset; default SWCLK after boot (requires external pull-up) |
| PIO0_3 | GPIO / TCK | Boundary scan test clock; default SWD clock (TCK) in debug mode |
| PIO0_4 | GPIO / TMS | Boundary scan test mode select; CAN0 receiver input when configured |
| PIO0_5 | GPIO / TDI / CAN0_TD | Boundary scan test data in; CAN0 transmitter output; boot source selector with PIO0_7 |
| PIO0_6 | GPIO / TDO | Boundary scan test data out; FlexSPI0_DATA0 when configured |
| PIO0_7 | GPIO / HSCMP1_IN0 | High-speed comparator 1 input 0; boot source selector with PIO0_5 |
| PIO0_8 | GPIO / OPAMP0_INP | OpAmp0 positive input; SWO trace output when configured |
| VDDA | Analog Supply | 1.8–3.6 V analog power rail for ADC/DAC/OpAmp operation |
| VSSA | Analog Ground | Dedicated analog reference ground; must be isolated from digital ground |
| VDD | Digital Core Supply | 1.8–3.6 V core supply; powers CPU, memory, and digital peripherals |
| VSS | Digital Ground | Digital reference ground; separate from VSSA for noise isolation |
| XTAL32K | RTC Crystal Input | Connects to 32.768 kHz crystal for RTC and low-power wake-up timing |
| RESET | Active-Low Reset | Asynchronous reset input; triggers full chip reset and initializes all peripherals |
Key Features
| Feature | Design Value |
|---|---|
| PowerQuad DSP Accelerator | Hardware coprocessor with four 4 KB SRAM banks enabling fixed/floating-point math offload without CPU intervention |
| FlexSPI with Cache | Octal/QuadSPI interface with 8 KB execute-in-place cache, supporting dual-image remapping for robust firmware updates |
| Secure Boot & CRP | ROM-based bootloader with CRC32 image validation, dual-image selection, and Code Read Protection for non-secure devices |
| Motor Control Subsystem | Two FlexPWM modules (24 outputs) and two QEI interfaces enable simultaneous control of two 3-phase motors with position feedback |
| Low-Power Operation | Deep power-down mode with RAM retention, wake-up via RTC (1 ms resolution) or Micro-tick Timer (watchdog oscillator) |
| Configurable Analog Front-End | Three OpAmps (OPAMP0 output routed to pin), four comparators, dual temperature sensors, and 10-channel 16-bit ADC with simultaneous sampling |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
|
Use Scenario: Closed-loop control of BLDC/PMSM motors in HVAC blowers and pump drives with real-time torque and speed regulation. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms via PowerQuad, managing PWM generation, QEI feedback, and CAN FD fieldbus communication. Use Value: Enables deterministic 150 MHz execution of motor control loops while maintaining <1 µs PWM dead-time accuracy and synchronized ADC sampling across current/voltage channels. |
Use Scenario: Battery-powered environmental monitoring node collecting temperature, humidity, and acoustic data with local preprocessing. IC Role / Device Role / Timing Role: System-on-chip integrating sensor interface (ADC, comparators, OpAmps), DMIC audio capture, and low-power wireless co-processor interface via I³C or UART. Use Value: Reduces BOM count by consolidating analog signal conditioning, 16-bit sensor digitization, voice activation detection, and secure OTA update capability in a 7×7 mm footprint. |
| Automotive Body Electronics | Edge AI Inference Endpoint |
|
Use Scenario: Door module controlling window lift, mirror adjustment, and seat position with LIN/CAN FD gateway functionality. IC Role / Device Role / Timing Role: Central MCU handling multi-protocol communication (CAN FD, LIN via UART), GPIO-driven actuator control, and secure key management via TrustZone. Use Value: Supports ASIL-B functional safety requirements through lockstep-capable peripherals, CRC-protected memory access, and deterministic interrupt latency under 200 ns. |
Use Scenario: TinyML endpoint performing vibration anomaly detection on industrial equipment using onboard accelerometer data. IC Role / Device Role / Timing Role: Real-time inference engine running quantized neural networks via PowerQuad's matrix multiply-accumulate units and cached flash execution. Use Value: Delivers >12 GOPS/W efficiency with 128 KB flash storing model weights and 96 KB SRAM buffering inference tensors-enabling sub-100ms decision latency at 25 µA sleep current. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC5536JHI48/00K | 256 KB flash, 128 KB SRAM, same peripheral set and HVQFN48 package | Supports larger firmware images and complex RTOS stacks; identical pinout and boot behavior | Select when firmware size exceeds 128 KB or additional SRAM is required for multi-threaded applications |
| LPC55S36JHI48/00K | Includes Secure Enclave (SECO) with cryptographic acceleration and secure boot ROM; no CRP support | Required for applications needing certified secure boot, AES-256, SHA-2, and PUF-based key storage | Choose for automotive telematics or medical devices requiring Common Criteria EAL4+ or PSA Certified Level 2 compliance |
Compared with LPC5534JHI48/00K, the LPC5536JHI48/00K offers double flash/SRAM for scalable firmware growth, while the LPC55S36JHI48/00K adds hardware-enforced security at the cost of CRP flexibility - both retain identical motor control, analog, and low-power capabilities in the same HVQFN48 footprint.
Availability
LPC5534JHI48/00K is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, automotive body electronics, and edge AI inference endpoints requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC5534JHI48/00K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, IoT, and mobile applications, with over 50 years of innovation in microcontrollers and RF technologies.
The LPC553x product line delivers high-efficiency, secure, and feature-rich Arm Cortex-M33 MCUs targeting next-generation industrial automation, battery-constrained edge intelligence, and functional-safety-critical systems.
FAQ
What is the maximum operating frequency of the LPC5534JHI48/00K?
The LPC5534JHI48/00K operates at a maximum CPU frequency of 150 MHz, achieved using the internal 96 MHz Free Running Oscillator (FRO) with PLL multiplication. This frequency is fully supported across the −40 °C to +105 °C temperature range and 1.8–3.6 V supply voltage, with FRO trimming ensuring ±1% accuracy at 25 °C and ±2% over full range.
Does the LPC5534JHI48/00K include USB Full-Speed functionality?
No, the LPC5534JHI48/00K variant does not include an on-chip USB PHY and therefore lacks native USB Full-Speed device or host capability. This is confirmed in Table 2 of the datasheet, where USB is marked "–" for LPC5534JHI48. USB functionality is present only in the JBD100 and JBD64 variants (e.g., LPC5534JBD64).
How many ADC channels are accessible on the LPC5534JHI48/00K?
The LPC5534JHI48/00K provides 10 ADC input channels - eight differential pairs (16 single-ended equivalents) mapped across its 32 GPIO pins. The device supports four simultaneous conversions using two independent ADC sequences, with 16-bit resolution at 2.0 Msamples/sec or 12-bit resolution at 3.2 Msamples/sec, as specified in the LPC553x datasheet Rev. 5.0.
What is the function of the PowerQuad accelerator in the LPC5534JHI48/00K?
PowerQuad is a dedicated hardware DSP accelerator in the LPC5534JHI48/00K that offloads fixed- and floating-point mathematical operations-including FFT, FIR/IIR filtering, and matrix math-from the Cortex-M33 core. It uses four independent 4 KB SRAM banks for local data storage and enables deterministic, low-latency signal processing without CPU intervention or cache misses.
Which OpAmp outputs are available on external pins for the LPC5534JHI48/00K?
Only OPAMP0 output (OPAMP0_Out) is routed to an external pin (PIO0_8) on the LPC5534JHI48/00K. OPAMP1 and OPAMP2 outputs are connected internally and not accessible on package terminals, as explicitly stated in the datasheet's "Marking" section and confirmed in Table 2 where "OP Amp [1]" is listed as "3" but with routing limitation noted.
LPC5534JHI48/00K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, I3C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5534JHI48/00K FAQ
1.How can I place an order for LPC5534JHI48/00K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5534JHI48/00K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5534JHI48/00K reliable?
The price and inventory of LPC5534JHI48/00K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5534JHI48/00K is usually 5 days.
3.What payment methods are accepted for LPC5534JHI48/00K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5534JHI48/00K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5534JHI48/00K?
LPC5534JHI48/00K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5534JHI48/00K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5534JHI48/00K?
For technical support, including LPC5534JHI48/00K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5534JHI48/00K requirements.
6.How does Aetrix verify that LPC5534JHI48/00K is sourced from the original manufacturer or authorized distributors?
All LPC5534JHI48/00K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5534JHI48/00K meets industry standards.
7.What is the process for return or replacement of LPC5534JHI48/00K?
All LPC5534JHI48/00K units undergo pre-shipment inspection (PSI). If there is an issue with LPC5534JHI48/00K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5534JHI48/00K part is unused and in its original packaging.
Return procedure for LPC5534JHI48/00K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5534JHI48/00K Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

