NXP Semiconductors LPC5534JHI48/00MP
- Part No.:
- LPC5534JHI48/00MP
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
LPC5534JHI48/00MP.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5534JHI48/00MP from NXP Semiconductors is a 32-bit ARM Cortex-M33 microcontroller for industrial and automotive embedded control, featuring 128 KB flash, 96 KB SRAM, CAN FD interface, FlexSPI with 8 KB cache, and 32 GPIO pins in a 48-pin HVQFN package. It supports crystal-less USB Full-Speed device operation and integrates three 12-bit DACs, four comparators, and two quadrature encoder interfaces.
For engineers reviewing the LPC5534JHI48/00MP datasheet, LPC5534JHI48/00MP pinout, LPC5534JHI48/00MP application, or LPC5534JHI48/00MP equivalent, key selection criteria include its 150 MHz CPU frequency, dual DMA controllers (52+16 channels), 10-channel 16-bit ADC with simultaneous sampling, -40 °C to +105 °C operating range, and support for secure boot via ROM bootloader with CRC32 image integrity checking.
Technical Context
The LPC5534JHI48/00MP implements an ARM Cortex-M33 core with TrustZone security, FPU, MPU, and NVIC, running at up to 150 MHz with integrated DSP instructions and PowerQuad hardware accelerator. Its clock system combines internal FROs (96 MHz ±1%, 32 kHz ±2%) with PLLs and external crystal options (16–32 MHz, 32.768 kHz).
Digital peripherals include two FlexPWM modules (24 PWM outputs total), SCTimer/PWM with 16 match/capture registers, five 32-bit general-purpose timers, and two QEI modules. Analog subsystem comprises four 16-bit/2.0 Msps ADCs (10-channel configuration in HVQFN48), three 12-bit/1 Msps DACs, three OpAmps (only OPAMP0 output routed to pin), and four comparators - two in always-on domain.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ 150 MHz with FPU, MPU, TrustZone, and DSP extensions |
| Memory | 128 KB on-chip flash (with 512-byte page erase) + 96 KB SRAM (16 KB code bus + 80 KB system bus) |
| Analog I/O | 10-channel 16-bit ADC @ 2.0 Msps (4 simultaneous); 3× 12-bit DAC @ 1 Msps; 4 comparators |
| Serial Interfaces | CAN FD with dedicated DMA; 8 Flexcomm interfaces (configurable as USART/SPI/I2C/I2S); I3C; DMIC |
| Timers & PWM | 5× 32-bit CTIMER; SCTimer/PWM (16 match/capture, 10 outputs); 2× FlexPWM (24 outputs); 2× QEI |
| Package & Temp | HVQFN48 (7 × 7 × 0.85 mm); -40 °C to +105 °C industrial temperature grade |
| Power Management | DC-DC converter or LDO option; Sleep/Deep-sleep/Power-down/Deep power-down modes; RTC wake-up from all low-power states |
Pinout & Package
HVQFN48 package: 48-terminal, thermally enhanced, leadless plastic package (7 mm × 7 mm × 0.85 mm body height), exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA | Analog supply | 1.8–3.6 V analog rail powering ADC, DAC, comparators, and OpAmps |
| VSSA | Analog ground | Dedicated analog reference return, isolated from digital ground for noise immunity |
| PIO0_0/ACMP0_A | GPIO / comparator input | Configurable digital I/O or ACMP0 non-inverting input; default reset state = high-impedance |
| PIO0_1/ADC1IN2B | GPIO / ADC input | Single-ended or differential ADC1 channel 2B input; requires DIGIMODE=0 and ANAMODE=1 |
| PIO0_5/TDI | JTAG test data input | Boundary scan TDI; boot source selector with PIO0_7 (ISP mode if both low at reset) |
| PIO0_7/HSCMP1_IN0 | High-speed comparator input | HSCMP1 channel 0 input; used with PIO0_5 to determine boot mode (e.g., flash vs. ISP) |
| FLEXSPI0_DATA0–3 | FlexSPI data lines | Quad/octal SPI data bus for external XIP flash; supports DMA and address remapping for dual images |
| USB_DP / USB_DM | USB Full-Speed PHY | Differential data pair for crystal-less USB device mode (requires software library AN13527) |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot Architecture | ROM bootloader with CRC32 image validation, dual-image remap, and CRP-level protection for non-secure devices |
| Hardware Acceleration | PowerQuad DSP engine with four 4 KB SRAM banks for fixed/floating-point math offload |
| Flexible Serial Peripherals | Eight software-configurable Flexcomm interfaces supporting USART/SPI/I2C/I2S with FIFO and fractional baud-rate generation |
| Analog Integration | Three OpAmps (OPAMP0 output routed to pin), four comparators (two always-on), and integrated temperature sensor connected to both ADCs |
| Low-Power Operation | Micro-tick timer (FRO 1 MHz) and RTC (32.768 kHz) enable wake-up from all power modes including deep power-down |
Applications
| Motor Control System | Industrial Sensor Hub |
|---|---|
Use Scenario: Closed-loop control of BLDC or stepper motors in HVAC actuators or robotic joints. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms, generating 24-channel PWM via two FlexPWM modules, and decoding position feedback via dual QEI inputs. Use Value: Enables precise torque/speed regulation with real-time interrupt response from SCTimer/PWM and 52-channel DMA for current sensing ADC transfers. | Use Scenario: Multi-sensor aggregation node in predictive maintenance gateways monitoring vibration, temperature, and pressure. IC Role / Device Role / Timing Role: Central acquisition unit synchronizing 10-channel ADC sampling, conditioning analog signals with OpAmps/comparators, and forwarding data via CAN FD to host MCU. Use Value: Reduces BOM count by integrating 4 comparators, 3 DACs, and CAN FD PHY-eliminating need for external signal conditioners and transceivers. |
| Automotive Body Controller | Smart Lighting Module |
Use Scenario: Door module managing window lift, mirror fold, and seat position memory in 12 V vehicle architectures. IC Role / Device Role / Timing Role: Safety-aware controller using TrustZone-secured firmware, monitoring tamper pins, and driving LIN/UART diagnostics over Flexcomm interfaces. Use Value: Meets ASIL-B requirements via lockstep-capable peripherals, CRC-protected flash updates, and brown-out detection with independent VDD_MAIN/VDD_CORE monitoring. | Use Scenario: Adaptive LED driver in architectural lighting systems requiring smooth dimming and color mixing. IC Role / Device Role / Timing Role: Timing-critical PWM generator using SCTimer/PWM dithering for 16-bit effective resolution across 24 outputs, synchronized with ambient light sensor ADC readings. Use Value: Achieves flicker-free dimming down to 0.1% duty cycle using SCTimer dither engine and 12-bit DACs for analog bias control of LED drivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC5536JHI48/00MP | 256 KB flash, 128 KB SRAM, 66 GPIO (vs. 128 KB/96 KB/32 GPIO) | Supports larger firmware images and more peripheral routing flexibility | Select when firmware size exceeds 128 KB or additional GPIO for expansion is required |
| LPC55S36JHI48/00MP | Includes cryptographic acceleration (AES-128/256, SHA-256, RNG) and secure boot enhancements | Required for OTA update authentication, secure key storage, or TLS offload in connected devices | Choose when hardware-based security compliance (e.g., PSA Level 2) is mandatory |
Compared with LPC5536JHI48/00MP and LPC55S36JHI48/00MP, the LPC5534JHI48/00MP delivers optimal cost-performance balance for deterministic real-time control where full flash capacity or cryptographic acceleration is unnecessary-retaining identical pinout, peripheral set, and power characteristics in the HVQFN48 package.
Availability
LPC5534JHI48/00MP is available at Aetrix Electronics and suitable for motor control systems, industrial sensor hubs, automotive body electronics, and smart lighting modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC5534JHI48/00MP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with headquarters in Eindhoven, Netherlands.
The LPC553x product line targets resource-constrained embedded systems requiring real-time determinism, functional safety readiness, and scalable security-designed specifically for industrial automation, automotive body electronics, and intelligent edge nodes.
FAQ
What is the maximum operating frequency of the LPC5534JHI48/00MP?
The LPC5534JHI48/00MP operates at a maximum CPU frequency of 150 MHz using its ARM Cortex-M33 core. This speed is achievable with internal FRO 96 MHz or PLL-derived clocks. The device maintains timing integrity across its full -40 °C to +105 °C industrial temperature range, with FRO accuracy specified at ±1% (0–85 °C) and ±2% (-40–105 °C). All peripherals-including ADC, DAC, and FlexPWM-are fully functional at this rate.
Does the LPC5534JHI48/00MP support crystal-less USB operation?
Yes, the LPC5534JHI48/00MP supports crystal-less USB Full-Speed device mode using its internal 96 MHz FRO and software-based clock recovery. This capability is implemented via the USB device controller with on-chip PHY and requires the AN13527 software library for calibration and jitter compensation. Crystal-less operation eliminates the need for an external 12 MHz crystal, reducing BOM cost and PCB area in space-constrained designs.
How many ADC channels are accessible in the HVQFN48 package of the LPC5534JHI48/00MP?
The LPC5534JHI48/00MP provides 10 ADC input channels in its HVQFN48 package, as confirmed in Table 2 of the datasheet. These consist of eight differential pairs (or 16 single-ended) mapped across available pins, with four simultaneous conversions supported under dual-sequence control. The ADC achieves 2.0 Msps in 16-bit mode and 3.2 Msps in 12-bit mode, with internal temperature sensor connected to both ADC instances.
What debug interfaces does the LPC5534JHI48/00MP support?
The LPC5534JHI48/00MP supports Serial Wire Debug (SWD) via SWCLK/SWDIO pins (PIO0_0/PIO0_1) and JTAG boundary scan via TRST/TCK/TMS/TDI/TDO (PIO0_2–PIO0_6). SWD is the primary debug interface with eight breakpoints and four watchpoints, plus Serial Wire Output (SWO) trace on PIO0_8. JTAG is reserved for boundary scan testing only and cannot be used for debug; SWD remains active through reset and supports flash programming via ISP commands.
Is there hardware cryptographic acceleration in the LPC5534JHI48/00MP?
No, the LPC5534JHI48/00MP does not include dedicated cryptographic accelerators such as AES, SHA, or RNG engines. Those features are present in the LPC55S3x variant (e.g., LPC55S36JHI48/00MP) but omitted in the base LPC553x series. Security functions rely on software libraries executed on the Cortex-M33 core with TrustZone isolation. For applications requiring hardware-accelerated crypto, the LPC55S36JHI48/00MP is the validated alternative with identical pinout and peripheral complement.
LPC5534JHI48/00MP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, I3C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5534JHI48/00MP FAQ
1.How can I place an order for LPC5534JHI48/00MP through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5534JHI48/00MP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5534JHI48/00MP reliable?
The price and inventory of LPC5534JHI48/00MP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5534JHI48/00MP is usually 5 days.
3.What payment methods are accepted for LPC5534JHI48/00MP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5534JHI48/00MP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5534JHI48/00MP?
LPC5534JHI48/00MP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5534JHI48/00MP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5534JHI48/00MP?
For technical support, including LPC5534JHI48/00MP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5534JHI48/00MP requirements.
6.How does Aetrix verify that LPC5534JHI48/00MP is sourced from the original manufacturer or authorized distributors?
All LPC5534JHI48/00MP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5534JHI48/00MP meets industry standards.
7.What is the process for return or replacement of LPC5534JHI48/00MP?
All LPC5534JHI48/00MP units undergo pre-shipment inspection (PSI). If there is an issue with LPC5534JHI48/00MP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5534JHI48/00MP part is unused and in its original packaging.
Return procedure for LPC5534JHI48/00MP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5534JHI48/00MP Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

