My Inquiry
My Account
NXP Semiconductors LPC5536JBD100E
- Part No.:
- LPC5536JBD100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LPC5536JBD100E.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 100HLQFP
- Quantity:
- Payment:
- Shipping:
Inventory:276
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5536JBD100E from NXP Semiconductors is a 32-bit ARM Cortex-M33 microcontroller for secure, low-power embedded control applications. It operates at up to 150 MHz, integrates 256 KB flash and 128 KB SRAM, supports CAN FD and USB Full-Speed device/host with crystal-less operation, and targets industrial automation, motor control, and sensor fusion systems.
For engineers reviewing the LPC5536JBD100E datasheet, LPC5536JBD100E pinout, LPC5536JBD100E application, or LPC5536JBD100E equivalent, key selection factors include its dual FlexPWM subsystem (24 PWM outputs), four simultaneous 16-bit ADC conversions at 2.0 Msamples/sec, PowerQuad DSP accelerator, 66 GPIOs in HLQFP100 package, and support for deep power-down wake-up via RTC or Micro-tick Timer.
Technical Context
The LPC5536JBD100E implements an ARM Cortex-M33 core with TrustZone security, FPU, MPU, and NVIC, paired with a dedicated PowerQuad coprocessor for fixed/floating-point DSP acceleration using four 4 KB SRAM banks. Its memory subsystem includes 256 KB flash with 512-byte page erase, 8 KB low-power cache, and 128 KB SRAM split across code/system buses with parity/ECC differentiation.
Peripherals are organized around two DMA controllers (52+16 channels), eight Flexcomm interfaces configurable as USART/SPI/I2C/I2S, FlexSPI with XIP support, CAN FD with dedicated DMA, and dual 3-phase motor control capability via two FlexPWM modules (24 outputs) plus two QEI units - all synchronized under a flexible clock tree with FRO, PLLs, and crystal oscillators.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ up to 150 MHz with FPU, MPU, TrustZone, and NVIC |
| Memory | 256 KB on-chip flash (246 KB usable), 128 KB SRAM (16 KB code bus + 112 KB system bus) |
| Analog | Four 16-bit ADCs (2.0 Msamples/sec), three 12-bit DACs (1.0 Msamples/sec), three OpAmps, four comparators |
| Connectivity | CAN FD with dedicated DMA, USB 2.0 Full-Speed host/device (crystal-less), I3C, DMIC (2-channel) |
| Timers & PWM | Five 32-bit general-purpose timers, SCTimer/PWM (16 match/capture), two FlexPWM (24 outputs), two QEI |
| Package | HLQFP100 (14 × 14 × 0.5 mm, 100-pin), operating temperature −40 °C to +105 °C |
| Power Management | DC-DC converter or LDO option, deep power-down mode with RTC wake-up (1 ms resolution), Micro-tick Timer wake-up |
Pinout & Package
HLQFP100 plastic low-profile quad flat package (14 × 14 × 0.5 mm, 0.5 mm pitch), thermally enhanced with exposed thermal pad. Pin count: 100 leads. Compatible with standard QFP reflow profiles and IPC-7351B footprint SOT1570-5.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0/ACMP0_A | GPIO / Analog comparator input A | Dual-function pin supporting digital I/O or ACMP0 input when analog mode enabled; default reset state is high-impedance |
| PIO0_5/TDI | JTAG test data input / CAN0 transmitter | Boot source selector (with PIO0_7); also serves as CAN0_TD output; internal pull-up enabled at reset |
| PIO0_6/TDO | JTAG test data output / FlexSPI data line 0 | Boundary scan output; also used as FLEXSPI0_DATA0; reset state is high-impedance |
| PIO0_7/HSCMP1_IN0 | High-speed comparator input 0 / boot select | Paired with PIO0_5 to determine boot mode (flash, ISP, recovery); supports fast analog threshold detection |
| PIO0_8/OPAMP0_INP | OpAmp0 positive input / SWO trace output | Direct connection to OPAMP0 non-inverting input; SWO function enables real-time debug trace without external debugger |
Key Features
| Feature | Design Value |
|---|---|
| PowerQuad DSP Accelerator | Dedicated hardware engine with four 4 KB SRAM banks enabling real-time fixed/floating-point math offload from CPU |
| Flexcomm Interface Flexibility | Eight software-configurable serial peripherals (USART/SPI/I2C/I2S) with per-interface FIFOs and fractional baud-rate generators |
| FlexSPI with XIP Support | Octal/QuadSPI interface with 8 KB cache enabling Execute-in-Place from external flash and dual-image remapping |
| Secure Boot & CRP | ROM bootloader with CRC32 image integrity check, dual-image boot, USB DFU, and Code Read Protection for non-secure devices |
| Motor Control Subsystem | Two FlexPWM modules (24 outputs total) and two QEI units supporting concurrent control of two 3-phase motors |
Applications
| Industrial PLC I/O Module | Smart HVAC Controller |
|---|---|
Use Scenario: Real-time monitoring and actuation of analog sensors (temperature, pressure), digital valves, and fan speed via PWM. IC Role / Device Role / Timing Role: Central controller executing deterministic control loops, managing CAN FD fieldbus communication, and performing ADC sampling at 2.0 Msamples/sec with four simultaneous channels. Use Value: Enables sub-millisecond loop execution with integrated FlexPWM (24 outputs), SCTimer/PWM for precise timing, and 66 GPIOs for direct peripheral interfacing - eliminating external timing ICs. | Use Scenario: Multi-zone climate regulation with occupancy sensing, air quality monitoring (via DMIC/I2C gas sensors), and variable-speed compressor control. IC Role / Device Role / Timing Role: Main MCU handling sensor fusion (ADC + DMIC + I3C), HVAC algorithm execution, and USB/UART diagnostics - powered by PowerQuad for FFT-based acoustic analysis. Use Value: Integrates 3x 12-bit DACs for analog actuator control, three OpAmps for signal conditioning, and deep-sleep wake-up via RTC (1 s resolution) to extend battery life in wireless thermostats. |
| Automotive Body Control Unit | Programmable Logic Relay |
Use Scenario: Centralized control of lighting, door locks, window lifts, and LIN/CAN gateway functions in 12 V vehicle architectures. IC Role / Device Role / Timing Role: Safety-aware controller with TrustZone isolation, CAN FD for high-speed body network communication, and Brown-Out Detection (BOD) for robust operation during load-dump transients. Use Value: Delivers ASIL-B capable timing via Windowed Watchdog Timer (WWDT) and fault-tolerant power management with DC-DC/LDO selection - meeting automotive voltage range (4.5–27 V) requirements. | Use Scenario: Replacement for electromechanical relays in industrial machine control panels requiring programmable logic, timer sequencing, and analog feedback. IC Role / Device Role / Timing Role: Standalone logic engine implementing ladder logic via SCTimer/PWM state machines, monitoring analog thresholds with four comparators, and driving solid-state outputs via FlexPWM. Use Value: Eliminates external relay drivers and timing ICs using integrated 24 PWM outputs, AOI combinatorial logic blocks, and GPIO pattern-match interrupt generation for event-driven control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S36JBD100E | Includes cryptographic accelerators (AES-128/256, SHA-256, RNG) and secure boot ROM; identical core/peripheral spec except for security extensions | Required for applications needing hardware-enforced secure firmware updates, key storage, or TLS offload | Select LPC55S36JBD100E when cryptographic operations or secure element functionality are mandatory; otherwise LPC5536JBD100E offers cost-optimized performance |
| LPC5526JBD100E | Lower memory configuration: 128 KB flash, 96 KB SRAM; same peripheral set but reduced ADC channels (13 vs 23) and GPIO count (66 vs 39) | Suitable for cost-sensitive, lower-complexity control tasks without multi-sensor concurrency or large code footprints | Choose LPC5526JBD100E only if application fits within 128 KB flash and does not require full 66-GPIO or 23-channel ADC capability |
Compared with LPC55S36JBD100E, the LPC5536JBD100E omits cryptographic accelerators but retains identical real-time control features - making it optimal for deterministic motor/sensor applications where security is handled externally. Against LPC5526JBD100E, it delivers 100% more flash, 33% more SRAM, and full GPIO/ADC scalability for complex industrial edge nodes.
Availability
LPC5536JBD100E is available at Aetrix Electronics and suitable for industrial automation, motor control, and smart sensor node designs requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature operation (−40 °C to +105 °C).
Supply support for LPC5536JBD100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with over 50 years of embedded systems expertise.
The LPC553x product line delivers high-performance, energy-efficient microcontrollers with ARM Cortex-M33 cores, targeting secure, real-time control in resource-constrained edge devices - emphasizing motor control, sensor fusion, and low-power connectivity.
FAQ
What is the maximum operating frequency of the LPC5536JBD100E?
The LPC5536JBD100E operates at a maximum CPU frequency of 150 MHz, achieved via its ARM Cortex-M33 core with integrated PLLs. This frequency is sustained across the full industrial temperature range (−40 °C to +105 °C) when powered from the internal FRO or external crystal oscillator, and is validated in the official NXP datasheet Rev. 5.0.
Does the LPC5536JBD100E support crystal-less USB operation?
Yes, the LPC5536JBD100E supports crystal-less USB Full-Speed device mode using its internal FRO and software library (AN13527). This eliminates the need for an external 12 MHz crystal in USB device applications, reducing BOM cost and PCB area while maintaining USB compliance.
How many ADC channels does the LPC5536JBD100E support, and what is the maximum sample rate?
The LPC5536JBD100E supports up to 23 ADC input channels (16 single-ended or 8 differential pairs) with simultaneous sampling across four channels. In 16-bit mode, it achieves 2.0 Msamples/sec; in 12-bit mode, it reaches 3.2 Msamples/sec - both rates confirmed in Table 2 of the datasheet.
What is the package type and pin count of the LPC5536JBD100E?
The LPC5536JBD100E uses the HLQFP100 package: a 100-pin, low-profile quad flat package measuring 14 × 14 × 0.5 mm with 0.5 mm pitch and SOT1570-5 footprint. This package is explicitly listed in Table 1 of the NXP datasheet and supports industrial temperature operation.
Does the LPC5536JBD100E include hardware cryptographic acceleration?
No, the LPC5536JBD100E does not include hardware cryptographic accelerators such as AES, SHA, or RNG engines. Those features are present only in the LPC55S3x variant (e.g., LPC55S36JBD100E). The LPC5536JBD100E focuses on real-time control performance and analog integration without security co-processors.
LPC5536JBD100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, I3C, SPI, UART/USART, USB2.0
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 66
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 23x16b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5536JBD100E FAQ
1.How can I place an order for LPC5536JBD100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5536JBD100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5536JBD100E reliable?
The price and inventory of LPC5536JBD100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5536JBD100E is usually 5 days.
3.What payment methods are accepted for LPC5536JBD100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5536JBD100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5536JBD100E?
LPC5536JBD100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5536JBD100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5536JBD100E?
For technical support, including LPC5536JBD100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5536JBD100E requirements.
6.How does Aetrix verify that LPC5536JBD100E is sourced from the original manufacturer or authorized distributors?
All LPC5536JBD100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5536JBD100E meets industry standards.
7.What is the process for return or replacement of LPC5536JBD100E?
All LPC5536JBD100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC5536JBD100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5536JBD100E part is unused and in its original packaging.
Return procedure for LPC5536JBD100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5536JBD100E Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
