NXP Semiconductors LPC5536JBD100MP
- Part No.:
- LPC5536JBD100MP
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP Exposed Pad
- Datasheet:
-
LPC5536JBD100MP.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:645
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5536JBD100MP from NXP Semiconductors is a 32-bit ARM Cortex-M33 microcontroller for secure embedded control applications, operating at up to 150 MHz with 256 KB flash, 128 KB SRAM, and integrated CAN FD, USB Full-Speed device/host, FlexSPI with cache, and dual FlexPWM subsystems. It supports crystal-less USB operation and delivers real-time motor control via two QEI and 24 PWM outputs.
For engineers reviewing the LPC5536JBD100MP datasheet, LPC5536JBD100MP pinout, LPC5536JBD100MP application, or LPC5536JBD100MP equivalent, key selection criteria include its HLQFP100 package with 66 GPIOs, 16-bit 2.0 Msamples/sec ADC with four simultaneous conversions, PowerQuad DSP accelerator, and support for deep power-down wake-up via RTC or Micro-tick Timer.
Technical Context
The LPC5536JBD100MP implements ARMv8-M architecture with TrustZone security, FPU, MPU, and NVIC, enabling secure firmware execution and peripheral isolation. Its dual DMA controllers (52+16 channels) coordinate high-bandwidth transfers between FlexSPI, USB, CAN FD, and ADC subsystems without CPU intervention.
Power management integrates DC-DC converter and LDO options, supporting low-power modes including deep power-down with RAM retention. Clocking combines FRO (96 MHz ±1%), PLLs, and 32.768 kHz RTC oscillator, with programmable capacitor banks for crystal load tuning-critical for industrial temperature stability across −40 °C to +105 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ 150 MHz with FPU, MPU, TrustZone, and NVIC |
| Memory | 256 KB flash (246 KB usable), 128 KB SRAM (16 KB on Code Bus + 112 KB contiguous on System Bus) |
| Analog Peripherals | Four 16-bit 2.0 Msamples/sec ADCs (4 simultaneous), three 12-bit 1 Msamples/sec DACs, three OpAmps, four comparators |
| Serial Interfaces | Eight Flexcomm interfaces (configurable as USART/SPI/I2C/I2S), one I3C, one CAN FD with DMA, USB FS host/device with crystal-less mode |
| Timers & Control | Five 32-bit CTimers, SCTimer/PWM (16 match/capture registers), RTC/calendar, MRT, WWDT, OS Timer, Micro-tick Timer |
| Package & I/O | HLQFP100 (14 × 14 × 0.5 mm), 66 GPIOs with pin-interrupt and pattern-match capability, 8-channel DMIC interface |
| Power & Temp | 1.8–3.6 V core/IO supply, −40 °C to +105 °C operating range, DC-DC or LDO selectable power path |
Pinout & Package
HLQFP100 plastic low-profile quad flat package (SOT1570-5), 100 leads, 0.5 mm pitch, 14 mm × 14 mm body, thermal pad exposed on underside for enhanced heat dissipation in industrial motor control and audio processing applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP0_A | GPIO / Comparator 0 input A | Dual-function pin supporting digital I/O or analog comparator input when ANAMODE enabled; default reset state is high-impedance |
| PIO0_5 / CAN0_TD | GPIO / CAN FD transmitter output | Configurable as general-purpose I/O or CAN0 transmit driver; boot source selection depends on state at reset with PIO0_7 |
| PIO0_6 / FLEXSPI0_DATA0 | GPIO / FlexSPI data line 0 | Primary data lane for external Octal/QuadSPI flash interface; enables Execute-in-Place (XIP) with 8 KB cache |
| PIO0_7 / HSCMP1_IN0 | GPIO / High-speed comparator 1 input 0 | Supports fast analog threshold detection; boot mode selection jointly determined with PIO0_5 at reset |
| PIO0_8 / OPAMP0_INP | GPIO / OpAmp 0 positive input | Direct connection to OpAmp0 input; only OPAMP0_Out is routed to pin-OPAMP1/2 outputs are internal-only |
Key Features
| Feature | Design Value |
|---|---|
| PowerQuad DSP Accelerator | Hardware engine with four 4 KB SRAM banks for fixed/floating-point math offloading, reducing CPU load in audio preprocessing and sensor fusion |
| Flexcomm Interface Flexibility | Eight software-configurable serial peripherals (USART/SPI/I2C/I2S), each with FIFO and fractional baud-rate generator-enables mixed-protocol communication on shared pins |
| Secure Boot & Flash Management | ROM bootloader supports dual-image XIP from Octal/QuadSPI, CRC32 integrity check, CRP protection, and CAN-FD ISP-ensures field-upgradable firmware with rollback safety |
| Low-Power Wake-Up Architecture | RTC (1 s resolution) and Micro-tick Timer (from 1 MHz FRO) independently wake device from deep power-down, preserving RAM while minimizing quiescent current |
| Crystal Load Tuning | Embedded capacitor banks per crystal pin, programmable via API to match CL of 16–32 MHz and 32.768 kHz crystals-eliminates external load capacitors and saves PCB space |
Applications
| Industrial Motor Control | Smart Audio Edge Node |
|---|---|
Use Scenario: Closed-loop control of dual 3-phase BLDC motors in HVAC compressors or robotic actuators. IC Role / Device Role / Timing Role: Real-time execution of Field-Oriented Control (FOC) algorithms using PowerQuad DSP, synchronized PWM generation via two FlexPWM modules (24 outputs), and QEI-based position feedback. Use Value: Enables deterministic sub-microsecond PWM edge dithering and 150 MHz interrupt response-critical for torque ripple reduction and EMI compliance. | Use Scenario: Voice-activated smart speaker endpoint with local wake-word detection and noise suppression. IC Role / Device Role / Timing Role: Dual-channel PDM microphone acquisition via DMIC interface, real-time audio preprocessing in PowerQuad, and I2S streaming to codec or wireless SoC. Use Value: 2.0 Msamples/sec ADC and hardware decimators deliver high-SNR voice capture; crystal-less USB allows direct PC debugging without external clock components. |
| Automotive Body Controller | Secure Industrial Gateway |
Use Scenario: CAN FD-based gateway managing lighting, HVAC, and door modules in 12 V vehicle architectures. IC Role / Device Role / Timing Role: CAN FD transceiver with dedicated DMA, secure boot enforcement via TrustZone, and multi-rail power management (VDDIO_1/VDDIO_2) for mixed-voltage peripheral interfacing. Use Value: 5 Mbps CAN FD throughput with error confinement and hardware CRC acceleration ensures robust diagnostics and OTA update delivery under EMI stress. | Use Scenario: IIoT edge node aggregating Modbus RTU, RS-485, and Ethernet data for cloud telemetry in factory automation. IC Role / Device Role / Timing Role: Simultaneous UART (Flexcomm 0), SPI (Flexcomm 8), and USB FS host/device operation with hardware flow control and DMA-backed buffers. Use Value: Eight Flexcomm interfaces eliminate external level shifters and protocol bridges; OTP eFuse enables unique device identity and secure key storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S36JBD100MP | Includes Secure Enclave (SECO) coprocessor and cryptographic accelerators (AES-128/256, SHA-256, RNG); same core, memory, and peripheral set | Required for applications needing certified secure boot, key provisioning, or TLS offload-e.g., payment terminals or medical devices with regulatory mandates | Select LPC55S36JBD100MP when hardware-enforced security boundaries and cryptographic acceleration are mandatory; LPC5536JBD100MP suffices for non-certified secure control. |
| LPC5526JBD100MP | Reduced feature set: 128 KB flash, 96 KB SRAM, no CAN FD, no USB host, only one FlexPWM, 39 GPIOs | Suitable for cost-sensitive, lower-complexity applications like basic sensor hubs or lighting controllers where dual motor control or high-speed connectivity is unnecessary | Choose LPC5526JBD100MP for BOM cost reduction where full LPC5536JBD100MP peripheral count and memory are unused-no PCB change required due to identical HLQFP100 footprint. |
Compared with LPC55S36JBD100MP, the LPC5536JBD100MP omits SECO and crypto engines but retains identical real-time control capability and power efficiency; versus LPC5526JBD100MP, it doubles flash/SRAM, adds CAN FD and USB host, and expands GPIO count by 27 pins-enabling scalable design reuse across product tiers.
Availability
LPC5536JBD100MP is available at Aetrix Electronics and suitable for industrial motor control, smart audio endpoints, automotive body electronics, and secure IIoT gateways requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC5536JBD100MP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with over 40 years of microcontroller innovation and broad ecosystem support.
The LPC553x series targets high-integrity embedded applications demanding real-time performance, functional safety readiness, and hardware security-designed specifically for motor control, audio edge processing, and secure industrial communications.
FAQ
What is the maximum operating frequency of the LPC5536JBD100MP?
The LPC5536JBD100MP operates at a maximum CPU frequency of 150 MHz, achieved via its ARM Cortex-M33 core with integrated PLLs. This frequency is sustained across the full −40 °C to +105 °C industrial temperature range when powered within the specified 1.8–3.6 V supply window and with appropriate thermal management on the HLQFP100 package.
Does the LPC5536JBD100MP support crystal-less USB operation?
Yes, the LPC5536JBD100MP supports crystal-less USB Full-Speed device mode using its internal FRO and software library (AN13527). This eliminates the need for an external 12 MHz crystal in USB device applications, reducing BOM cost and board space-though external crystal remains required for USB host mode or precise timing-critical functions.
How many ADC channels does the LPC5536JBD100MP support, and what is the sampling rate?
The LPC5536JBD100MP integrates four 16-bit ADCs capable of 2.0 Msamples/sec in 16-bit mode (or 3.2 Msamples/sec in 12-bit mode), supporting up to four simultaneous conversions across independent sequences. It provides eight differential channel pairs (16 single-ended inputs), with internal routing to both ADC0 and ADC1 for flexible sensor signal acquisition.
What is the purpose of the PowerQuad accelerator in the LPC5536JBD100MP?
The PowerQuad accelerator in the LPC5536JBD100MP is a dedicated hardware DSP engine with four 4 KB SRAM banks, optimized for fixed- and floating-point mathematical operations. It offloads intensive tasks such as FFT, FIR filtering, and sensor fusion from the Cortex-M33 core-reducing latency and power consumption in audio preprocessing, motor control, and predictive maintenance algorithms.
Can the LPC5536JBD100MP be used in deep power-down mode with wake-up capability?
Yes, the LPC5536JBD100MP supports deep power-down mode with RAM retention and wake-up via multiple sources: RTC alarm (1 s resolution), Micro-tick Timer (1 ms resolution from 1 MHz FRO), GPIO pin interrupts, or external reset. This enables ultra-low-power operation in battery-powered industrial sensors and remote monitoring nodes while preserving critical context across sleep cycles.
LPC5536JBD100MP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, I3C, SPI, UART/USART, USB2.0
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 66
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 23x16b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5536JBD100MP FAQ
1.How can I place an order for LPC5536JBD100MP through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5536JBD100MP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5536JBD100MP reliable?
The price and inventory of LPC5536JBD100MP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5536JBD100MP is usually 5 days.
3.What payment methods are accepted for LPC5536JBD100MP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5536JBD100MP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5536JBD100MP?
LPC5536JBD100MP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5536JBD100MP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5536JBD100MP?
For technical support, including LPC5536JBD100MP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5536JBD100MP requirements.
6.How does Aetrix verify that LPC5536JBD100MP is sourced from the original manufacturer or authorized distributors?
All LPC5536JBD100MP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5536JBD100MP meets industry standards.
7.What is the process for return or replacement of LPC5536JBD100MP?
All LPC5536JBD100MP units undergo pre-shipment inspection (PSI). If there is an issue with LPC5536JBD100MP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5536JBD100MP part is unused and in its original packaging.
Return procedure for LPC5536JBD100MP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5536JBD100MP Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

