NXP Semiconductors LPC5536JBD64MP
- Part No.:
- LPC5536JBD64MP
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-TQFP Exposed Pad
- Datasheet:
-
LPC5536JBD64MP.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,494
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5536JBD64MP from NXP Semiconductors is a 32-bit ARM Cortex-M33 microcontroller for industrial and automotive embedded control, featuring 256 KB flash, 128 KB SRAM, CAN FD, FlexSPI with 8 KB cache, and 39 GPIOs in a 64-pin HTQFP package. It integrates PowerQuad DSP accelerator, three 12-bit DACs, four comparators, and dual FlexPWM for motor control.
For engineers reviewing the LPC5536JBD64MP datasheet, LPC5536JBD64MP pinout, LPC5536JBD64MP application, or LPC5536JBD64MP equivalent, key selection criteria include its 150 MHz CPU frequency, crystal-less USB FS device support, -40 °C to +105 °C operating range, and dedicated CAN FD DMA controller-critical for real-time vehicle networking and industrial edge nodes.
Technical Context
The LPC5536JBD64MP implements ARMv8-M architecture with TrustZone security, FPU, MPU, and NVIC, enabling secure firmware partitioning and deterministic interrupt latency. Its dual DMA controllers (52-channel DMA0 + 16-channel DMA1) offload data movement across peripherals including ADC, USB, CAN FD, and FlexSPI.
Flexcomm interfaces (0–7) provide software-configurable USART/SPI/I²C/I²S per channel, while Flexcomm 8 operates as high-speed SPI (50 MHz). The SCTimer/PWM supports 16 capture/match registers and dithered PWM for enhanced resolution, and the RTC runs in always-on domain with 1 s calendar and 1 ms wake-up capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ up to 150 MHz with FPU, MPU, and TrustZone |
| Memory | 256 KB on-chip flash (246 KB usable), 128 KB SRAM (16 KB code bus + 112 KB system bus) |
| Analog Peripherals | Four 16-bit 2.0 Msps ADCs (4 simultaneous), three 12-bit 1 Msps DACs, four comparators, three OpAmps |
| Serial Interfaces | Eight Flexcomm interfaces (configurable USART/SPI/I²C/I²S), one I³C, one CAN FD with dedicated DMA, USB FS host/device with crystal-less operation |
| Timers & Control | Five 32-bit general-purpose timers, SCTimer/PWM (16 match/capture), RTC/calendar, MRT, WWDT, Micro-tick timer |
| Package & Environment | HTQFP64 (10 × 10 × 0.5 mm), -40 °C to +105 °C operating temperature, VDDIO_1: 1.8–3.6 V, VDDIO_2: 1.08–3.6 V |
| Security & Boot | ROM bootloader supporting XIP from Octal/QuadSPI, dual-image boot, CRP, OTP eFuse, and CAN-FD ISP |
Pinout & Package
HTQFP64 plastic low-profile quad flat package (64 leads, 0.5 mm pitch, body 10 × 10 × 0.5 mm); pin 1 marked by terminal index area; RoHS-compliant, lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0/ACMP0_A | GPIO / Comparator 0 input A | Digital I/O default; analog comparator input when ANAMODE=1 and DIGIMODE=0 in IOCON |
| PIO0_1/ADC1IN2B | GPIO / ADC1 channel 2B | Single-ended or differential ADC input (with CH2A); digital function disabled during analog use |
| PIO0_5/TDI | GPIO / JTAG TDI / Boot select | State at reset (with PIO0_7) determines boot source or ISP handler invocation |
| PIO0_7/HSCMP1_IN0 | GPIO / HSCMP1 input 0 | High-speed comparator input; used with PIO0_5 for boot mode selection |
| FLEXSPI0_DATA0–3 | FlexSPI data lines A | Quad/octal interface signals for external flash XIP; support DMA and 8 KB cache |
| USB_DP / USB_DM | USB Full-Speed differential pair | On-chip PHY enables crystal-less USB device operation using internal FRO 48 MHz clock |
| CAN0_TD / CAN0_RD | CAN FD transmit/receive | Dedicated CAN FD transceiver pins with integrated termination resistors and dedicated DMA controller |
Key Features
| Feature | Design Value |
|---|---|
| PowerQuad DSP Accelerator | Hardware coprocessor with four 4 KB SRAM banks for fixed/floating-point math, reducing CPU load in audio and sensor fusion |
| Flexcomm Interface Flexibility | Eight software-reconfigurable serial peripherals (USART/SPI/I²C/I²S), each with FIFO and fractional baud-rate generator |
| Secure Boot & Firmware Updates | ROM bootloader supports CRC32 image integrity, dual-image remap, and CAN-FD ISP-enabling field updates without external programmer |
| Low-Power Operation | Multiple power modes (sleep, deep-sleep, power-down, deep power-down) with RTC and Micro-tick timer wake-up sources |
| Motor Control Integration | Dual FlexPWM modules (24 outputs) and two QEI peripherals enable closed-loop control of two 3-phase motors |
Applications
| Industrial PLC I/O Module | Automotive Body Control Unit |
|---|---|
Use Scenario: Real-time monitoring and actuation of sensors, valves, and relays in factory automation cabinets. IC Role / Device Role / Timing Role: Central MCU executing deterministic control loops, managing CAN FD communication with master controllers, and sampling analog inputs via 16-bit ADCs. Use Value: 150 MHz Cortex-M33 with SCTimer/PWM ensures sub-microsecond PWM edge placement for precise solenoid timing; 39 GPIOs support direct connection to discrete I/O terminals. | Use Scenario: Centralized lighting, window lift, and door lock control in modern vehicle architectures. IC Role / Device Role / Timing Role: CAN FD node handling message routing, diagnostics, and local actuator control with hardware CRC and error recovery. Use Value: Dedicated CAN FD DMA controller offloads CPU during high-bandwidth messaging; -40 °C to +105 °C rating ensures reliability under hood conditions. |
| Smart Home Hub Controller | Audio Edge Node with DMIC |
Use Scenario: Multi-protocol gateway aggregating Zigbee, Matter-over-Thread, and BLE devices into a unified cloud interface. IC Role / Device Role / Timing Role: Secure application processor running RTOS with TrustZone isolation between protocol stacks and cloud agent. Use Value: ROM bootloader with CRP and dual-image boot enables secure OTA updates; Flexcomm interfaces allow concurrent UART (BLE), SPI (Zigbee), and I²C (sensor hub) operation. | Use Scenario: Voice-enabled IoT endpoint performing local wake-word detection and audio preprocessing before cloud upload. IC Role / Device Role / Timing Role: Audio subsystem controller interfacing two PDM microphones via DMIC interface and streaming processed data over I²S to codec or memory. Use Value: Integrated DMIC decimators and Voice Activation Detect reduce CPU cycles; PowerQuad accelerates FFT and MFCC computation for on-device inference. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC5534JBD64MP | 128 KB flash, 96 KB SRAM, same package and peripheral set except no USB FS | Suitable for cost-sensitive CAN FD nodes where USB connectivity is unnecessary | Select when full USB FS functionality is not required and BOM cost reduction is prioritized |
| LPC55S36JHI48MP | HVQFN48 (48-pin), no USB FS, no tamper protection, but adds secure boot enhancements (CRP disabled) | Better thermal performance in space-constrained designs; targets secure firmware execution over connectivity | Choose for compact, thermally demanding applications requiring enhanced TrustZone features over USB or CAN FD bandwidth |
Compared with LPC5534JBD64MP and LPC55S36JHI48MP, the LPC5536JBD64MP uniquely balances full USB FS + CAN FD + 256 KB flash in HTQFP64-making it optimal for industrial gateways needing both wired protocols and field-upgrade capability without footprint increase.
Availability
LPC5536JBD64MP is available at Aetrix Electronics and suitable for industrial PLC I/O modules, automotive body control units, smart home hubs, and audio edge nodes requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC5536JBD64MP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with headquarters in Eindhoven, Netherlands.
The LPC553x product line delivers high-performance, secure, and energy-efficient microcontrollers targeting real-time industrial control, vehicle networking, and intelligent edge sensing-designed to simplify certification for functional safety and cybersecurity standards.
FAQ
What is the maximum operating frequency of the LPC5536JBD64MP?
The LPC5536JBD64MP operates at a maximum CPU frequency of 150 MHz, enabled by its ARM Cortex-M33 core and supported by PLL0/PLL1 clock generation from internal FRO or external oscillators. This frequency is sustained across the full -40 °C to +105 °C temperature range and 1.8–3.6 V supply, with flash accelerator and 8 KB Low Power Cache ensuring consistent instruction throughput without wait states.
Does the LPC5536JBD64MP support crystal-less USB Full-Speed device operation?
Yes, the LPC5536JBD64MP supports crystal-less USB Full-Speed device operation using its internal 48 MHz FRO clock, as validated in Application Note AN13527. This eliminates the need for an external 12 MHz crystal, reduces BOM count, and simplifies PCB layout-while maintaining USB compliance through software-based clock trimming and jitter compensation algorithms implemented in the ROM bootloader.
How many ADC channels does the LPC5536JBD64MP support, and what are their capabilities?
The LPC5536JBD64MP integrates four 16-bit ADCs capable of 2.0 Msamples/sec in 16-bit mode (or 3.2 Msamples/sec in 12-bit mode), supporting up to four simultaneous conversions across two independent sequences. It provides 13 total ADC input channels in HTQFP64 package, with differential and single-ended configurations, internal temperature sensor routing, and hardware trigger support from timers or GPIO events-enabling high-fidelity sensor acquisition in motor control and industrial monitoring.
What is the role of the PowerQuad accelerator in the LPC5536JBD64MP?
The PowerQuad accelerator in the LPC5536JBD64MP is a dedicated hardware DSP engine with four 4 KB SRAM banks, optimized for fixed- and floating-point mathematical operations including FFT, FIR/IIR filtering, and matrix math. It operates independently of the Cortex-M33 core, offloading compute-intensive tasks in audio preprocessing, sensor fusion, and motor control-reducing CPU utilization and power consumption while improving real-time determinism for time-critical applications.
Which packages are available for the LPC5536JBD64MP, and what is its pin count?
The LPC5536JBD64MP is exclusively offered in the HTQFP64 package: a 64-pin, low-profile quad flat package with 0.5 mm pitch and 10 × 10 × 0.5 mm body dimensions. This variant provides 39 GPIOs, matching the pinout defined in Table 3 of the LPC553x datasheet Rev. 5.0. Other variants like LPC5536JBD100 (HLQFP100) and LPC5536JHI48 (HVQFN48) are distinct orderable parts-not interchangeable with LPC5536JBD64MP.
LPC5536JBD64MP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-TQFP Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, I3C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 13x16b; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5536JBD64MP FAQ
1.How can I place an order for LPC5536JBD64MP through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5536JBD64MP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5536JBD64MP reliable?
The price and inventory of LPC5536JBD64MP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5536JBD64MP is usually 5 days.
3.What payment methods are accepted for LPC5536JBD64MP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5536JBD64MP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5536JBD64MP?
LPC5536JBD64MP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5536JBD64MP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5536JBD64MP?
For technical support, including LPC5536JBD64MP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5536JBD64MP requirements.
6.How does Aetrix verify that LPC5536JBD64MP is sourced from the original manufacturer or authorized distributors?
All LPC5536JBD64MP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5536JBD64MP meets industry standards.
7.What is the process for return or replacement of LPC5536JBD64MP?
All LPC5536JBD64MP units undergo pre-shipment inspection (PSI). If there is an issue with LPC5536JBD64MP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5536JBD64MP part is unused and in its original packaging.
Return procedure for LPC5536JBD64MP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5536JBD64MP Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

