NXP Semiconductors LPC5536JHI48/00K
- Part No.:
- LPC5536JHI48/00K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
LPC5536JHI48/00K.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 48HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5536JHI48/00K from NXP Semiconductors is a 32-bit ARM Cortex-M33 microcontroller with 256 KB flash, 128 KB SRAM, CAN FD interface, FlexSPI with 8 KB cache, and 32 GPIO pins in HVQFN48 package-designed for industrial motor control and sensor-fused edge nodes requiring secure, low-power real-time operation.
For engineers reviewing the LPC5536JHI48/00K datasheet, LPC5536JHI48/00K pinout, LPC5536JHI48/00K application, or LPC5536JHI48/00K equivalent, key selection criteria include its 150 MHz CPU frequency, dual FlexPWM subsystem supporting two 3-phase motors, 16-bit 2.0 Msamples/sec ADC with four simultaneous conversions, and hardware-accelerated PowerQuad DSP engine for fixed/floating-point math.
Technical Context
The LPC5536JHI48/00K implements an ARM Cortex-M33 core with TrustZone security, integrated FPU and MPU, and runs at up to 150 MHz using PLL0/PLL1 clock sources derived from internal FRO (12 MHz), external crystal (16–32 MHz), or RTC oscillator (32.768 kHz). Its memory subsystem includes 256 KB flash with 512-byte page erase, 128 KB SRAM split across Code Bus (16 KB) and System Bus (112 KB), and parity/ECC support differentiated per bank.
Peripherals are organized around two DMA controllers (DMA0: 52 channels; DMA1: 16 channels), eight Flexcomm interfaces configurable as USART/SPI/I2C/I2S, one dedicated CAN FD module with DMA, USB Full-Speed host/device (no PHY in this variant), and analog resources including four 16-bit ADCs, three 12-bit DACs, three OpAmps, and four comparators-all accessible via 32 GPIO pins in the HVQFN48 package.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ 150 MHz with FPU, MPU, and TrustZone security |
| Flash / SRAM | 256 KB on-chip flash (512-byte page erase) + 128 KB SRAM (16 KB code bus + 112 KB system bus) |
| Analog I/O | Four 16-bit 2.0 Msamples/sec ADCs (4 simultaneous conversions); three 12-bit 1 Msamples/sec DACs |
| Serial Interfaces | Eight Flexcomm interfaces (configurable as USART/SPI/I2C/I2S); one CAN FD; no USB PHY (USB FS host/device not enabled in HVQFN48 variant) |
| PWM & Timing | Two FlexPWM modules (24 outputs total); SCTimer/PWM with 16 match/capture registers; five 32-bit general-purpose timers |
| Package | HVQFN48 (7 × 7 × 0.85 mm, 48 terminals, thermal pad) |
| Operating Range | −40 °C to +105 °C; VDDIO_1: 1.8–3.6 V; VDDIO_2: 1.08–3.6 V; VBAT: 1.71–3.6 V |
Pinout & Package
HVQFN48 package: 7 mm × 7 mm body, 0.4 mm pitch, exposed thermal pad, no leads. Pin 1 marked by dot; pin count = 48; RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA | Analog power supply | 1.8–3.6 V analog domain supply for ADC/DAC/OpAmp; requires local decoupling |
| VSSA | Analog ground | Dedicated analog reference return; must be separated from digital ground at single point |
| PIO0_0 | Multi-function GPIO | Default: digital I/O; configurable as ACMP0_A, FC3_SCK, CTIMER0_MAT0, or SCT0_GPI0 |
| PIO0_1 | Analog input | ADC1IN2B (single-ended or differential pair with CH2A); also supports FC3_CTS_SDA_SSEL0 |
| PIO0_5 | Boot configuration | State with PIO0_7 at reset determines boot source (internal flash, FlexSPI, or ISP handler) |
| PIO0_7 | Comparator input | HSCMP1_IN0; also used with PIO0_5 for boot mode selection |
| PIO0_8 | OpAmp input | OPAMP0_INP (positive input); SWO trace output and PDM_DATA1 also available |
| VREFP/VREFN | ADC reference | External 1.2 V reference inputs for high-precision ADC measurements |
Key Features
| Feature | Design Value |
|---|---|
| PowerQuad DSP accelerator | Hardware engine with four 4 KB SRAM banks for fixed/floating-point math-reduces CPU load for FFT, filtering, and ML inference |
| FlexSPI with 8 KB cache | Enables Execute-in-Place (XIP) from external octal/quad SPI flash; supports dual-image remapping for robust firmware updates |
| Dual FlexPWM subsystem | 24 PWM outputs across two modules-supports full-bridge gate drive for two independent 3-phase motors with dead-time insertion |
| Secure boot ROM | On-chip bootloader validates CRC32 image integrity, supports CRP-level protection, and enables CAN-FD ISP for field firmware recovery |
| Low-power operation | Deep power-down mode with RAM retention; wake-up via RTC (1 ms resolution), Micro-tick Timer, or GPIO interrupts |
Applications
| Industrial Motor Control | Smart Sensor Hub |
|---|---|
Use Scenario: Closed-loop control of BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms via PowerQuad DSP, synchronized PWM generation via FlexPWM, and current sensing via 16-bit ADC with simultaneous sampling. Use Value: Enables <1 µs interrupt latency and deterministic timing for torque ripple reduction while maintaining 128 KB SRAM for PID parameter storage and fault logging. | Use Scenario: Multi-sensor fusion node aggregating temperature, vibration, and acoustic data in predictive maintenance systems. IC Role / Device Role / Timing Role: Concurrent acquisition from four ADC channels, DMIC audio preprocessing, and CAN FD telemetry transmission with timestamping. Use Value: Delivers 2.0 Msamples/sec ADC throughput and hardware CRC offload-reducing host MCU overhead by 35% versus software-based checksumming. |
| Secure Edge Gateway | Automotive Body Controller |
Use Scenario: Low-power gateway bridging BLE/Wi-Fi sensors to CAN FD vehicle networks in IIoT deployments. IC Role / Device Role / Timing Role: Secure boot and runtime attestation via TrustZone; CAN FD message filtering and buffering with dedicated DMA controller. Use Value: Meets ISO/SAE 21434 threat modeling requirements through hardware-enforced isolation and tamper-resistant eFuse programming. | Use Scenario: Central body control module managing lighting, window lift, and seat position in 12 V automotive platforms. IC Role / Device Role / Timing Role: High-voltage driver interface via GPIO-controlled pre-driver ICs; watchdog supervision via WWDT and Code Watchdog Timer. Use Value: Supports ASIL-B compliance through dual independent watchdogs, brown-out detection on VDD_MAIN/VDD_CORE, and POR trip points at 0.705 V / 0.87 V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC5534JHI48/00K | 128 KB flash, 96 KB SRAM, same HVQFN48 package and peripheral set except reduced GPIO (32) and ADC channels (10) | Suitable for cost-sensitive sensor nodes without motor control or large firmware images | Select when firmware size ≤128 KB and dual-motor PWM is unnecessary |
| LPC55S36JHI48/00K | Same memory and package, but adds secure boot with cryptographic acceleration (AES-128/256, SHA-256, RNG) and disables CRP | Required for applications needing TLS handshake offload or OTA update signing verification | Choose when end-to-end firmware authenticity and encrypted storage are mandatory |
Compared with LPC5534JHI48/00K, the LPC5536JHI48/00K provides 128 KB additional flash for complex control stacks and dual FlexPWM for multi-axis motion; versus LPC55S36JHI48/00K, it trades cryptographic acceleration for lower BOM cost where security is handled externally.
Availability
LPC5536JHI48/00K is available at Aetrix Electronics and suitable for industrial motor control, smart sensor hubs, and secure edge gateways requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC5536JHI48/00K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC553x product line delivers scalable, secure, low-power microcontrollers targeting real-time industrial automation and sensor-edge processing-with the LPC5536JHI48/00K optimized for space-constrained, thermally demanding applications using the HVQFN48 package.
FAQ
Does LPC5536JHI48/00K include an onboard USB PHY?
No, the LPC5536JHI48/00K does not integrate a USB PHY. While the USB Full-Speed host/device controller logic is present, external PHY hardware is required for physical layer connectivity. This differs from larger-package variants like LPC5536JBD100 which include the PHY. The HVQFN48 variant prioritizes pin count reduction and thermal efficiency over integrated USB analog circuitry.
What is the maximum ADC sample rate achievable with LPC5536JHI48/00K in 16-bit mode?
The LPC5536JHI48/00K supports a maximum ADC sample rate of 2.0 Msamples/sec in 16-bit mode. This performance is sustained across all four ADC instances simultaneously when using independent trigger sequences, enabling synchronized multi-channel acquisition for motor phase current and voltage sensing.
How many PWM outputs does LPC5536JHI48/00K support for motor control?
The LPC5536JHI48/00K supports 24 PWM outputs via its dual FlexPWM subsystem-each FlexPWM module contains four sub-modules delivering six outputs per module. This architecture enables full-bridge control of two independent 3-phase motors with programmable dead-time, fault protection, and center-aligned modulation.
Is the PowerQuad DSP accelerator accessible in non-secure mode on LPC5536JHI48/00K?
Yes, the PowerQuad DSP accelerator is fully accessible in non-secure mode on the LPC5536JHI48/00K. It operates independently of TrustZone state and provides hardware acceleration for FFT, FIR/IIR filtering, and matrix operations using its dedicated four 4 KB SRAM banks-enabling deterministic DSP workload execution without secure world intervention.
What boot sources are supported by LPC5536JHI48/00K, and how are they selected?
The LPC5536JHI48/00K supports boot from on-chip flash, external FlexSPI flash, or ISP handler-selected by the logic states of PIO0_5 and PIO0_7 at reset. Valid combinations include high/high (internal flash), high/low (FlexSPI XIP), and low/high (ISP handler). No external strapping resistors are needed; selection is purely pin-state driven at power-on.
LPC5536JHI48/00K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, I3C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5536JHI48/00K FAQ
1.How can I place an order for LPC5536JHI48/00K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5536JHI48/00K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5536JHI48/00K reliable?
The price and inventory of LPC5536JHI48/00K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5536JHI48/00K is usually 5 days.
3.What payment methods are accepted for LPC5536JHI48/00K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5536JHI48/00K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5536JHI48/00K?
LPC5536JHI48/00K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5536JHI48/00K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5536JHI48/00K?
For technical support, including LPC5536JHI48/00K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5536JHI48/00K requirements.
6.How does Aetrix verify that LPC5536JHI48/00K is sourced from the original manufacturer or authorized distributors?
All LPC5536JHI48/00K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5536JHI48/00K meets industry standards.
7.What is the process for return or replacement of LPC5536JHI48/00K?
All LPC5536JHI48/00K units undergo pre-shipment inspection (PSI). If there is an issue with LPC5536JHI48/00K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5536JHI48/00K part is unused and in its original packaging.
Return procedure for LPC5536JHI48/00K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5536JHI48/00K Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

