NXP Semiconductors LPC5536JHI48/00MP
- Part No.:
- LPC5536JHI48/00MP
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
LPC5536JHI48/00MP.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 48VFQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,985
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC5536JHI48/00MP from NXP Semiconductors is a 32-bit ARM Cortex-M33 microcontroller designed for secure, low-power embedded control in industrial and automotive applications. It operates at up to 150 MHz, integrates 256 KB flash and 128 KB SRAM, features CAN FD, FlexSPI with 8 KB cache, and supports 32 GPIO pins in HVQFN48 packaging.
For engineers reviewing the LPC5536JHI48/00MP datasheet, LPC5536JHI48/00MP pinout, LPC5536JHI48/00MP application, or LPC5536JHI48/00MP equivalent, this page delivers verified specifications, validated pin functions, confirmed analog/digital peripheral capabilities, and real-world use context for motor control, sensor fusion, and secure edge-node designs.
Technical Context
The LPC5536JHI48/00MP implements ARMv8-M architecture with TrustZone security, DSP extensions, and FPU - enabling deterministic real-time control with cryptographic acceleration via PowerQuad coprocessor. Its dual DMA controllers (52+16 channels) support concurrent high-bandwidth transfers across FlexSPI, USB FS, CAN FD, and ADC subsystems.
Power management includes integrated DC-DC converter, multiple low-power modes (deep power-down with RAM retention), and wake-up sources including RTC (1 ms resolution), Micro-Tick Timer, and configurable GPIO interrupts. Clocking combines FRO (96 MHz ±1%), PLLs, and crystal oscillators (16–32 MHz and 32.768 kHz) with programmable load capacitance tuning.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ 150 MHz with FPU, MPU, and TrustZone security |
| Memory | 256 KB on-chip flash (246 KB usable), 128 KB SRAM (16 KB code bus + 112 KB system bus) |
| Analog Peripherals | Four 16-bit 2.0 Msamples/sec ADCs (4 simultaneous conversions), three 12-bit 1 Msamples/sec DACs, four comparators, three OpAmps |
| Serial Interfaces | Eight Flexcomm interfaces (configurable as USART/SPI/I2C/I2S), one I3C, one CAN FD, one USB Full-Speed device/host controller |
| Timers & Control | Five 32-bit general-purpose timers, SCTimer/PWM (16 match/capture registers), RTC/calendar, MRT, WWDT, OS Timer, Micro-Tick Timer |
| Package & Environment | HVQFN48 (7 × 7 × 0.85 mm), −40 °C to +105 °C operating temperature, 1.8–3.6 V supply range |
Pinout & Package
HVQFN48 package: 48-terminal, thermally enhanced, leadless plastic package with 0.4 mm pitch; exposed thermal pad for improved heat dissipation in compact industrial layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 | GPIO / ACMP0_A input | Digital I/O or comparator A input; default reset state = high-impedance (Z) |
| PIO0_1 | GPIO / ADC1IN2B input | Digital I/O or ADC1 channel 2B single-ended/differential input |
| PIO0_2 | TRST / FC3_TXD_SCL_MISO_WS | Boundary scan test reset or Flexcomm 3 TX/I2C clock/SPI data I/O |
| PIO0_3 | TCK / FC3_RXD_SDA_MOSI_DATA | JTAG clock or Flexcomm 3 RX/I2C data/SPI data I/O |
| PIO0_4 | TMS / CAN0_RD | JTAG mode select or CAN FD receiver input |
| PIO0_5 | TDI / CAN0_TD | JTAG data input or CAN FD transmitter output; boot source determinant with PIO0_7 |
| PIO0_6 | TDO / FLEXSPI0_DATA0 | JTAG data output or FlexSPI data line 0 |
| PIO0_7 | HSCMP1_IN0 / FC3_RTS_SCL_SSEL1 | High-speed comparator input 0 or Flexcomm 3 RTS/I2C clock/SPI slave select |
| PIO0_8 | OPAMP0_INP / SWO | OpAmp 0 positive input or Serial Wire Output trace signal |
| VDDA / VSSA | Analog power / ground | Separate 1.8–3.6 V analog supply domain for precision ADC/DAC operation |
| VDDIO_1 / VSSIO_1 | I/O power / ground | 1.8–3.6 V digital I/O supply supporting mixed-voltage interfacing |
| VBAT | Backup power | 1.71–3.6 V supply for RTC and wake-up circuitry during main power loss |
Key Features
| Feature | Design Value |
|---|---|
| PowerQuad DSP Accelerator | Dedicated hardware engine with four 4 KB SRAM banks for fixed/floating-point math offloading - reduces CPU load in audio preprocessing and motor control loops |
| FlexSPI with 8 KB Cache | Execute-in-place (XIP) support from external octal/quad SPI flash with address remap for dual-image firmware updates without external memory controller |
| Secure Boot & CRP | ROM bootloader with CRC32 image integrity check, dual-image boot selection, and Code Read Protection (CRP) for non-secure devices |
| Configurable Flexcomm Interfaces | Eight software-selectable serial peripherals (USART/SPI/I2C/I2S) with shared fractional baud-rate generator and FIFO - enables dynamic interface allocation in resource-constrained designs |
| Motor Control Subsystem | Two FlexPWM modules (24 outputs total) and two QEI units - supports dual 3-phase BLDC/PMSM drives with synchronized current sensing and position feedback |
Applications
| Industrial Motor Drive | Automotive Body Controller |
|---|---|
Use Scenario: Closed-loop control of 3-phase BLDC motors in HVAC blowers and pump systems. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms, managing PWM generation, reading quadrature encoder feedback, and monitoring current via ADC. Use Value: Integrated FlexPWM (24 outputs), QEI, and 16-bit 2.0 Msamples/sec ADC enable precise torque/speed regulation with minimal external components. |
Use Scenario: Centralized control of door locks, window lifts, lighting, and seat position in entry-level vehicles. IC Role / Device Role / Timing Role: CAN FD node coordinating with body domain ECUs; handles diagnostics, power sequencing, and fault reporting. Use Value: Native CAN FD interface with dedicated DMA ensures deterministic message handling at 5 Mbps while freeing CPU for safety-critical logic. |
| Smart Sensor Hub | Secure Edge Node |
Use Scenario: Multi-sensor aggregation (temperature, pressure, vibration) in predictive maintenance gateways. IC Role / Device Role / Timing Role: Data concentrator acquiring analog/digital inputs, performing local FFT via PowerQuad, and forwarding alerts over USB or CAN. Use Value: Four simultaneous ADC conversions and hardware-accelerated DSP allow real-time spectral analysis without host processor dependency. |
Use Scenario: Firmware-secured IoT endpoint performing encrypted OTA updates and tamper detection in building automation. IC Role / Device Role / Timing Role: Root-of-trust MCU enforcing secure boot, key storage in OTP eFuse, and runtime attestation using TrustZone isolation. Use Value: Hardware-enforced ARM TrustZone, CRP, and ROM-based bootloader prevent unauthorized firmware execution and cloning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC5534JHI48/00MP | 128 KB flash, 96 KB SRAM, identical HVQFN48 package and peripheral set except reduced GPIO count (32 vs 32) and no USB FS | Suitable for cost-sensitive, non-USB edge nodes requiring same analog/motor control capability but lower firmware footprint | Select when full 256 KB flash and USB device functionality are unnecessary; shares identical pinout and layout compatibility |
| LPC55S36JHI48/00MP | Includes Secure Enclave (SECO) coprocessor, disables CRP levels, adds tamper detection pins, and removes internal DAC outputs | Required for applications needing certified secure boot, cryptographic key lifecycle management, and physical tamper response | Choose for automotive ASIL-B or industrial functional safety designs where hardware root-of-trust exceeds standard TrustZone requirements |
Compared with LPC5534JHI48/00MP, the LPC5536JHI48/00MP provides double flash capacity and USB FS support for firmware updates and HID-class peripherals; versus LPC55S36JHI48/00MP, it trades SECO security features for full DAC functionality and broader CRP flexibility - making it optimal for performance-driven, non-certified secure applications.
Availability
LPC5536JHI48/00MP is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, smart sensor hubs, and secure edge-node designs requiring stable component supply across multi-year production cycles.
Supply support for LPC5536JHI48/00MP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge AI acceleration.
The LPC553x product line targets high-integration, low-power embedded applications demanding real-time control, advanced analog interfaces, and hardware-enforced security - optimized for motor control, sensor fusion, and secure edge intelligence.
FAQ
What is the maximum operating frequency of the LPC5536JHI48/00MP?
The LPC5536JHI48/00MP runs at a maximum CPU frequency of 150 MHz using its ARM Cortex-M33 core. This speed is achievable with PLL0 or PLL1 clock sources derived from the internal 96 MHz FRO, external crystal (16–32 MHz), or 32.768 kHz RTC oscillator - all supported in the HVQFN48 variant. The LPC5536JHI48/00MP maintains full peripheral functionality at this rate, including FlexSPI, CAN FD, and ADC sampling.
Does the LPC5536JHI48/00MP support USB Full-Speed device mode?
No, the LPC5536JHI48/00MP does not support USB Full-Speed device mode. According to Table 2 in the datasheet, USB functionality is marked "–" for all HVQFN48 variants including LPC5536JHI48/00MP. Only HLQFP100 and HTQFP64 packages include USB FS. The LPC5536JHI48/00MP retains CAN FD, FlexSPI, and all other analog/digital peripherals except USB.
How many ADC channels does the LPC5536JHI48/00MP support?
The LPC5536JHI48/00MP supports 10 ADC input channels - eight differential pairs (or 16 single-ended) mapped across two 16-bit ADC blocks. As specified in Table 2, the HVQFN48 variant has "10" under ADC Channels. These channels operate at 2.0 Msamples/sec in 16-bit mode and support four simultaneous conversions using two independent sequences - critical for multi-sensor acquisition in motor control and condition monitoring.
What is the SRAM configuration of the LPC5536JHI48/00MP?
The LPC5536JHI48/00MP integrates 128 KB of on-chip SRAM, structured as 16 KB on the code bus and 112 KB contiguous SRAM on the system bus. Parity protection applies to all SRAM banks except RAM1, while ECC is available only on RAM1. This memory map enables efficient instruction fetch and high-bandwidth data buffering for DMA-intensive tasks like FlexSPI XIP and CAN FD messaging - confirmed in the LPC553x datasheet Rev. 5.0.
Is the LPC5536JHI48/00MP pin-compatible with other LPC553x HVQFN48 variants?
Yes, the LPC5536JHI48/00MP is pin-compatible with LPC5534JHI48/00MP and LPC55S36JHI48/00MP in the HVQFN48 package (SOT619-1). All share identical 48-pin layout, power domains, and I/O function mapping per Table 3 in the datasheet. Differences lie in flash size, security features, and peripheral enablement - not pin assignment - allowing drop-in replacement where firmware and feature requirements align.
LPC5536JHI48/00MP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, I3C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC5536JHI48/00MP FAQ
1.How can I place an order for LPC5536JHI48/00MP through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC5536JHI48/00MP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC5536JHI48/00MP reliable?
The price and inventory of LPC5536JHI48/00MP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC5536JHI48/00MP is usually 5 days.
3.What payment methods are accepted for LPC5536JHI48/00MP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC5536JHI48/00MP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC5536JHI48/00MP?
LPC5536JHI48/00MP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC5536JHI48/00MP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC5536JHI48/00MP?
For technical support, including LPC5536JHI48/00MP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC5536JHI48/00MP requirements.
6.How does Aetrix verify that LPC5536JHI48/00MP is sourced from the original manufacturer or authorized distributors?
All LPC5536JHI48/00MP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC5536JHI48/00MP meets industry standards.
7.What is the process for return or replacement of LPC5536JHI48/00MP?
All LPC5536JHI48/00MP units undergo pre-shipment inspection (PSI). If there is an issue with LPC5536JHI48/00MP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC5536JHI48/00MP part is unused and in its original packaging.
Return procedure for LPC5536JHI48/00MP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC5536JHI48/00MP Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

