NXP Semiconductors LPC55S04JHI48EL
- Part No.:
- LPC55S04JHI48EL
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
LPC55S04JHI48EL.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,270
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC55S04JHI48EL from NXP Semiconductors is a secure ARM Cortex-M33 microcontroller with TrustZone, 128 KB flash, 80 KB SRAM, PRINCE real-time flash encryption, CASPER crypto co-processor, and CAN FD interface-designed for industrial control, secure IoT edge nodes, and automotive body electronics requiring certified boot and hardware-accelerated cryptography.
For engineers reviewing the LPC55S04JHI48EL datasheet, LPC55S04JHI48EL pinout, LPC55S04JHI48EL application, or LPC55S04JHI48EL equivalent, this page delivers verified specifications, HVQFN48 package mapping, security feature implementation details, and validated alternative parts for secure embedded design evaluation.
Technical Context
The LPC55S04JHI48EL implements ARMv8-M architecture with TrustZone isolation, enabling secure firmware execution and peripheral access control. Its dual DMA controllers (23+10 channels), SCTimer/PWM with 16 capture/match registers, and Flexcomm interfaces (7 configurable UART/SPI/I2C/I2S + HS SPI) support deterministic real-time I/O handling in resource-constrained environments.
Security is enforced at silicon level via PUF-generated 64–4096-bit keys, AES-256 engine fed directly from PUF, SHA2/Hash-AES module with dedicated DMA, and DICE-compliant Device Identifier Composition Engine. Secure Boot uses RSASSA-PKCS1-v1_5 signatures over SHA256 digests with RSA-2048/4096 key support and up to four revocable Roots of Trust.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ 96 MHz with FPU, MPU, and TrustZone for hardware-enforced secure/non-secure world separation. |
| Memory | 128 KB on-chip flash (512-byte page erase/write) + 80 KB SRAM (16 KB code bus + 64 KB system bus contiguous). |
| Security | PRINCE real-time flash encryption/decryption, CASPER ECC acceleration, PUF-based key generation, and DICE v2.0 Level 00 compliance. |
| Analog | 16-bit 2.0 Msamples/sec ADC with 7 single-ended/3.5 differential channels, integrated temperature sensor, and 5-input comparator. |
| Connectivity | CAN FD controller with dedicated DMA, 7 Flexcomm interfaces (configurable as UART/SPI/I2C/I2S), and high-speed SPI (Flexcomm 8). |
| Package | HVQFN48 (7 × 7 × 0.85 mm, exposed pad to VSS) with 30 GPIOs, operating from −40 °C to +105 °C at 1.8–3.6 V. |
| Timers | Five 32-bit general-purpose timers, SCTimer/PWM (8 inputs/10 outputs), RTC with 1 s resolution, MRT, WWDT, and Micro-Tick Timer. |
Pinout & Package
HVQFN48 package with 48 terminals, thermal-enhanced construction, and exposed pad requiring connection to VSS for optimal thermal performance and EMI suppression.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_2/TRST | JTAG Test Reset / GPIO | Hardware reset input for boundary scan; defaults to pull-down; used for debug initialization sequence. |
| PIO0_3/TCK | JTAG Test Clock / GPIO | Clock input for JTAG state machine; required for Serial Wire Debug and ISP programming via UART/Flexcomm 0. |
| PIO0_4/TMS | JTAG Test Mode Select / CAN0_RD | Selects JTAG instruction register; also serves as CAN FD receiver input when digital functions disabled. |
| PIO0_5/TDI | JTAG Test Data In / CAN0_TD | Boot source selection pin: state at reset determines ISP handler invocation or flash boot path. |
| PIO0_6/TDO | JTAG Test Data Out / GPIO | Serial output for boundary scan data; not used during normal operation unless debug enabled. |
| XTAL32M_P/N | High-frequency crystal oscillator input | Supports 16–32 MHz external crystal; enables PLL0/PLL1 for CPU clock generation up to 96 MHz. |
| XTAL32K_P/N | Real-time clock crystal input | Drives 32.768 kHz RTC oscillator; provides wake-up capability from deep power-down mode. |
| VDD / VSS | Power supply / Ground | Single 1.8–3.6 V supply; VSS_DCDC and VBAT_DCDC pins route internal DC-DC converter outputs. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enabled Cortex-M33 | Hardware-isolated secure/non-secure memory and peripheral access, enabling certified secure boot and runtime attestation. |
| PRINCE flash encryption | Real-time AES-128 encryption/decryption of flash reads/writes without software overhead or latency penalty. |
| CASPER crypto co-processor | Hardware acceleration for Elliptic Curve Cryptography (ECC) operations, reducing signature verification time by >10× vs. software-only. |
| PUF-based key generation | Dedicated SRAM-based Physical Unclonable Function generates and reconstructs cryptographic keys (64–4096 bits) without persistent storage. |
| Flexcomm interface flexibility | Seven software-configurable serial peripherals supporting UART, SPI, I2C, or I2S-enabling mixed-protocol communication on shared pins. |
| Secure GPIO and interrupts | Secure pin configuration registers and group interrupts (GINT) allow trusted logic-level event detection without non-secure world intervention. |
Applications
| Industrial PLC I/O Module | Secure Automotive Body Controller |
|---|---|
|
Use Scenario: Real-time monitoring of 24 V digital inputs and PWM-controlled solenoid outputs in factory automation cabinets. IC Role / Device Role / Timing Role: Main controller executing deterministic cyclic tasks, managing CAN FD diagnostics, and enforcing secure firmware updates. Use Value: SCTimer/PWM with 10 outputs and 8 inputs enables precise timing-critical actuator control; PRINCE prevents unauthorized firmware modification. |
Use Scenario: Central gateway managing door locks, lighting, and seat position memory in electric vehicles with OTA update requirements. IC Role / Device Role / Timing Role: Secure root-of-trust MCU validating signed firmware images before installation and isolating safety-critical CAN FD messaging. Use Value: DICE-compliant device identity and RSA-4096 secure boot ensure end-to-end chain-of-trust; 30 GPIOs support multi-peripheral integration. |
| Medical Sensor Hub | Smart Grid Edge Node |
|
Use Scenario: Aggregating analog signals from ECG, SpO₂, and temperature sensors while maintaining HIPAA-compliant data confidentiality. IC Role / Device Role / Timing Role: Signal acquisition controller with simultaneous 16-bit ADC sampling and on-the-fly AES-256 encryption before transmission. Use Value: 2.0 Msamples/sec ADC supports multi-channel biomedical waveform capture; PUF-derived keys eliminate key storage vulnerabilities. |
Use Scenario: Distributed transformer monitoring unit collecting voltage/current harmonics and reporting anomalies via cellular backhaul. IC Role / Device Role / Timing Role: Low-power telemetry node performing CRC-verified sensor logging, secure TLS handshake, and tamper-resistant event timestamping. Use Value: Windowed Watchdog Timer ensures fail-safe recovery from corrupted firmware; deep-sleep mode with RTC wake-up extends battery life beyond 10 years. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secure microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S06JHI48 | 256 KB flash, 96 KB SRAM, 45 GPIOs, 9 ADC channels-higher memory and I/O count than LPC55S04JHI48. | Suitable for complex motor control or multi-sensor fusion where extended code space and peripheral routing flexibility are required. | Select when firmware size exceeds 128 KB or additional ADC channels/GPIOs are needed for system scalability. |
| LPC5504JHI48 | No TrustZone, no CASPER, no PRINCE, no PUF-lacks all hardware security features present in LPC55S04JHI48. | Applicable only in cost-sensitive, non-security-critical applications such as basic appliance control or legacy protocol gateways. | Choose only if security certification (e.g., PSA Level 1/2, SESIP) is not required and BOM cost reduction is primary objective. |
Compared with LPC55S04JHI48, LPC55S06JHI48 offers greater memory headroom for future firmware expansion, while LPC5504JHI48 sacrifices all security accelerators to reduce unit cost-making LPC55S04JHI48 the optimal balance of certified security, real-time capability, and pin-compatible footprint for mid-tier secure edge devices.
Availability
LPC55S04JHI48EL is available at Aetrix Electronics and suitable for industrial PLC I/O modules, secure automotive body controllers, and medical sensor hubs requiring stable component supply across multi-year production cycles.
Supply support for LPC55S04JHI48EL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with over 40 years of microcontroller innovation.
The LPC55S0x series targets secure edge intelligence applications, integrating TrustZone, PRINCE, CASPER, and DICE to simplify compliance with PSA Certified, SESIP, and Common Criteria standards.
FAQ
What is the maximum operating frequency of the LPC55S04JHI48EL?
The LPC55S04JHI48EL operates at a maximum CPU frequency of 96 MHz using its ARM Cortex-M33 core. This speed is achieved via internal PLLs driven by the 12 MHz FRO or external 16–32 MHz crystal oscillator. The FRO is trimmed to ±1% accuracy across 0 °C to 85 °C, ensuring stable timing for real-time control loops without requiring external precision clocks.
Does the LPC55S04JHI48EL support secure boot with public-key cryptography?
Yes, the LPC55S04JHI48EL supports secure boot using RSASSA-PKCS1-v1_5 signatures over SHA256 digests, with RSA-2048 and RSA-4096 public key support. It validates x509-formatted image keys against up to four revocable Roots of Trust stored in protected flash, and enforces anti-rollback through serial-number-based image key revocation-fully implemented in ROM bootloader without software dependency.
How many ADC channels does the LPC55S04JHI48EL provide, and what is its sampling rate?
The LPC55S04JHI48EL integrates a 16-bit ADC with 7 single-ended input channels (or 3.5 differential pairs), capable of simultaneous conversions on paired inputs. It achieves up to 2.0 million samples per second, supported by multiple internal/external trigger sources and direct DMA transfer to SRAM-enabling high-fidelity sensor data acquisition in medical and industrial monitoring systems.
What security accelerators are integrated into the LPC55S04JHI48EL?
The LPC55S04JHI48EL includes PRINCE (real-time AES-128 flash encryption), CASPER (ECC acceleration), PUF (SRAM-based key generation), Hash-AES (SHA2/256 + AES-256 with dedicated DMA), and RNG (True Random Number Generator). These accelerators operate independently of the CPU, enabling cryptographic operations without compromising real-time task scheduling or increasing firmware attack surface.
Is the LPC55S04JHI48EL pin-compatible with other members of the LPC55S0x family?
Yes, the LPC55S04JHI48EL shares identical HVQFN48 pinout and signal mapping with LPC55S06JHI48, LPC5504JHI48, and LPC5506JHI48-enabling hardware reuse across performance and security variants. However, functional differences exist: LPC55S04JHI48 supports TrustZone, PRINCE, CASPER, and PUF, while LPC550x variants omit these security blocks despite identical packaging and pin assignment.
LPC55S04JHI48EL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- LPC55S0x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 96MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 30
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 80K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 7x16b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
LPC55S04JHI48EL FAQ
1.How can I place an order for LPC55S04JHI48EL through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC55S04JHI48EL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC55S04JHI48EL reliable?
The price and inventory of LPC55S04JHI48EL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC55S04JHI48EL is usually 5 days.
3.What payment methods are accepted for LPC55S04JHI48EL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC55S04JHI48EL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC55S04JHI48EL?
LPC55S04JHI48EL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC55S04JHI48EL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC55S04JHI48EL?
For technical support, including LPC55S04JHI48EL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC55S04JHI48EL requirements.
6.How does Aetrix verify that LPC55S04JHI48EL is sourced from the original manufacturer or authorized distributors?
All LPC55S04JHI48EL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC55S04JHI48EL meets industry standards.
7.What is the process for return or replacement of LPC55S04JHI48EL?
All LPC55S04JHI48EL units undergo pre-shipment inspection (PSI). If there is an issue with LPC55S04JHI48EL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC55S04JHI48EL part is unused and in its original packaging.
Return procedure for LPC55S04JHI48EL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC55S04JHI48EL Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

