My Inquiry
My Account
NXP Semiconductors LPC55S06JHI48J
- Part No.:
- LPC55S06JHI48J
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
LPC55S06JHI48J.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 48VFQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,448
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC55S06JHI48 from NXP Semiconductors is a 32-bit ARM Cortex-M33 microcontroller with TrustZone security, PRINCE flash encryption, CASPER crypto co-processor, 256 KB flash, 96 KB SRAM, CAN FD interface, and a 16-bit 2.0 Msamples/sec ADC. It targets secure industrial control, automotive body electronics, and IoT edge nodes requiring certified boot and hardware-accelerated cryptography.
For engineers reviewing the LPC55S06JHI48 datasheet, LPC55S06JHI48 pinout, LPC55S06JHI48 application, or LPC55S06JHI48 equivalent, key selection criteria include HVQFN48 package footprint, 30 GPIO count, 7 ADC channels, CAN FD support, and TrustZone-enabled secure firmware update capability.
Technical Context
The LPC55S06JHI48 implements ARMv8-M architecture with TrustZone isolation, enabling secure execution environments for cryptographic operations and firmware updates. Its CASPER co-processor accelerates ECC and RSA primitives, while PRINCE performs real-time AES-256 encryption/decryption of on-chip flash contents during read/write cycles.
It integrates dual DMA controllers (23+10 channels), five 32-bit general-purpose timers, an SCTimer/PWM with 16 capture/match registers, and seven Flexcomm interfaces configurable as USART/I²C/SPI/I²S - all mapped to its 48-pin HVQFN package with dedicated wake-up and debug pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M33 @ up to 96 MHz with FPU, MPU, and TrustZone for hardware-enforced secure/non-secure world separation |
| Memory | 256 KB on-chip flash with PRINCE real-time encryption; 96 KB SRAM (16 KB code bus + 64 KB system bus + 16 KB system bus) |
| Security | CASPER crypto engine for ECC/RSA acceleration; PUF-generated keys; SHA2/AES-256/SHA256/TRNG; Secure Boot with x509 RoT validation |
| Analog | 16-bit ADC with 7 single-ended channels (2.0 Msamples/sec), integrated temperature sensor, and analog comparator |
| Interfaces | CAN FD controller with dedicated DMA; 7 Flexcomm peripherals (configurable as UART/I²C/SPI/I²S); JTAG/SWD debug |
| Package | HVQFN48 (7 × 7 × 0.85 mm) with exposed thermal pad tied to VSS; supports −40 °C to +105 °C operation |
| Power | Single 1.8–3.6 V supply; DC-DC converter integrated; deep power-down mode with RTC wake-up via 32.768 kHz crystal |
Pinout & Package
HVQFN48 package: 48-terminal thermally enhanced quad flat no-lead package (7 mm × 7 mm × 0.85 mm), exposed pad for thermal dissipation connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0/ACMP0_A | Analog comparator input A / GPIO | Configurable as secure GPIO or comparator input when analog mode enabled; default reset state is high-impedance |
| PIO0_9/ACMP0_B | Analog comparator input B / GPIO | Paired with PIO0_0 for differential comparison; requires DIGIMODE=0 and ANAMODE=1 in IOCON |
| PIO0_10/ADC0_1 | ADC channel 1 input / GPIO | One of seven ADC inputs on HVQFN48; supports external trigger and simultaneous sampling with paired channel |
| PIO0_11/ADC0_9 | ADC channel 9 input / GPIO | Valid ADC input only when digital functions disabled; shares pin with SWD debug signal at reset |
| PIO0_2/TRST | JTAG test reset / GPIO | Hardware-controlled TRST in boundary scan mode; internal pull-down enabled at reset for reliable debug initialization |
| PIO0_3/TCK | JTAG test clock / GPIO | Primary debug clock input; used for Serial Wire Debug and boundary scan; internal pull-up disabled at reset |
| PIO0_4/TMS | JTAG test mode select / CAN0_RD | Multi-function pin: JTAG control or CAN FD receive; default reset state is high-impedance |
| PIO0_5/TDI | JTAG test data in / CAN0_TD | Boot source selector: pin state at reset determines ISP entry or flash boot; internal pull-up enabled at reset |
| PIO0_6/TDO | JTAG test data out / GPIO | Serial Wire Output (SWO) capable; provides trace data without additional pins; high-impedance at reset |
| XTAL32K_P / XTAL32K_N | 32.768 kHz crystal oscillator inputs | Drive RTC and WWDT; support crystal or external clock; embedded capacitor banks enable CL tuning via API |
| VDD / VDDA / VREFP | Core, analog, and ADC reference supplies | Separate power domains isolate noise-sensitive analog circuitry; VREFP sets ADC full-scale range |
| RESETN | Active-low reset input | Asynchronous external reset; also accepts wake-up pulse from deep power-down mode (50 ns minimum) |
Key Features
| Feature | Design Value |
|---|---|
| PRINCE Flash Encryption | Real-time AES-256 encryption/decryption of flash reads/writes enables secure over-the-air updates without software overhead |
| CASPER Crypto Engine | Hardware acceleration for ECC scalar multiplication and RSA modular exponentiation reduces crypto latency by >10× vs. software-only implementation |
| TrustZone Security | Hardware-isolated secure world enforces memory access control, peripheral gating, and debug authentication for certified firmware execution |
| SCTimer/PWM | State-configurable timer with 16 match/capture registers supports complex waveform generation and event sequencing without CPU intervention |
| Flexcomm Interfaces | Seven software-configurable serial peripherals allow dynamic allocation of UART/I²C/SPI/I²S resources to match runtime I/O requirements |
| PUF Key Generation | Dedicated SRAM-based physical unclonable function generates and reconstructs 64–4096-bit keys from silicon fingerprint, eliminating key storage vulnerability |
Applications
| Industrial PLC I/O Module | Automotive Body Control Unit |
|---|---|
Use Scenario: Real-time monitoring and actuation of sensors/valves in factory automation systems with functional safety requirements. IC Role / Device Role / Timing Role: Main controller executing deterministic control loops, managing CAN FD communication with master PLC, and performing secure firmware updates. Use Value: TrustZone isolates safety-critical control code from non-secure diagnostics; PRINCE ensures encrypted field updates prevent unauthorized firmware modification. | Use Scenario: Centralized management of lighting, door locks, and window controls in 12 V automotive platforms. IC Role / Device Role / Timing Role: Primary MCU handling LIN/CAN FD gateway functions, secure key provisioning via PUF, and low-power sleep/wake scheduling. Use Value: CASPER accelerates TLS handshake for OTA updates; 7-channel ADC monitors battery voltage, cabin temperature, and switch states with 2 Msps resolution. |
| Secure IoT Edge Gateway | Medical Sensor Hub |
Use Scenario: Aggregating and preprocessing data from BLE/Wi-Fi sensors before transmission to cloud infrastructure. IC Role / Device Role / Timing Role: Secure host processor running encrypted TLS stack, validating signed firmware images, and managing trusted boot chain. Use Value: DICE-compliant device identity generation enables zero-touch enrollment; SHA2/AES engines offload crypto from application core. | Use Scenario: Portable diagnostic device acquiring ECG, temperature, and SpO₂ signals with clinical-grade accuracy. IC Role / Device Role / Timing Role: Signal acquisition controller synchronizing 16-bit ADC sampling, comparator threshold detection, and secure patient data logging. Use Value: Simultaneous ADC conversions on differential pairs reduce noise; internal temperature sensor calibrates analog front-end drift across operating range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S16JBD64 | HTQFP64 package; 45 GPIO; 9 ADC channels; 8 Flexcomm interfaces; same core/peripherals but larger footprint | Better suited for designs requiring higher I/O count, more ADC inputs, or additional serial interfaces | Select LPC55S16JBD64 when board layout allows 64-pin QFP and application needs >30 GPIO or >7 ADC channels |
| LPC55S04JHI48 | Same HVQFN48 package; 128 KB flash; 80 KB SRAM; identical peripheral set except reduced memory capacity | Ideal for cost-sensitive applications where 256 KB flash and 96 KB SRAM are not required | Choose LPC55S04JHI48 for simpler firmware deployments or when memory headroom is not critical |
Compared with LPC55S06JHI48, LPC55S16JBD64 offers expanded I/O and interface resources in a larger package, while LPC55S04JHI48 delivers identical security and peripheral functionality at lower memory density-enabling direct migration based on firmware size and pin-count constraints.
Availability
LPC55S06JHI48 is available at Aetrix Electronics and suitable for industrial control systems, automotive body electronics, and secure IoT gateways requiring stable component supply and long-term lifecycle assurance.
Supply support for LPC55S06JHI48 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with leadership in ARM-based microcontrollers and edge AI processing.
The LPC55S0x series is designed for applications demanding hardware-rooted security, real-time performance, and low-power operation-including secure boot, encrypted firmware updates, and cryptographic acceleration in resource-constrained edge devices.
FAQ
What is the maximum operating frequency of the LPC55S06JHI48?
The LPC55S06JHI48 operates at a maximum CPU frequency of 96 MHz using its ARM Cortex-M33 core. This speed is achievable with the internal 96 MHz Free Running Oscillator (FRO), PLL0, or PLL1 clock sources. The FRO is factory-trimmed to ±1% accuracy across voltage and 0 °C to 85 °C, ensuring stable timing for real-time control tasks without requiring an external crystal for core operation. The LPC55S06JHI48 maintains this performance within its specified −40 °C to +105 °C industrial temperature range.
Does the LPC55S06JHI48 support CAN FD, and what are its interface requirements?
Yes, the LPC55S06JHI48 includes a fully compliant CAN FD controller with dedicated DMA support. It requires external CAN transceiver circuitry connected to PIO0_4 (CAN0_RD) and PIO0_5 (CAN0_TD) pins. These pins are multiplexed - CAN functionality is enabled when the corresponding IOCON register bits configure them for CAN mode. The controller supports bit rates up to 5 Mbit/s in FD mode and includes ISO 11898-1 compliance, flexible data-length coding, and error confinement features essential for automotive and industrial networks.
How many ADC channels does the LPC55S06JHI48 provide in its HVQFN48 package?
The LPC55S06JHI48 in HVQFN48 configuration provides 7 ADC input channels - specifically ADC0_0 through ADC0_3 and ADC0_9 through ADC0_11. This is confirmed in Table 2 of the datasheet, which explicitly lists "7" under the ADC Channels column for LPC55S06JHI48. These channels support 16-bit resolution at up to 2.0 Msamples/sec, with simultaneous sampling capability on differential pairs. The HTQFP64 variant offers 9 channels, but the HVQFN48 variant is limited to 7 due to pin count constraints.
What security features are enabled on the LPC55S06JHI48 out of the box?
The LPC55S06JHI48 ships with TrustZone enabled by default, providing hardware-isolated secure and non-secure memory regions. PRINCE flash encryption, CASPER crypto acceleration, PUF key generation, SHA2/AES-256 engines, and Secure Boot with x509 certificate validation are all active and configurable via ROM bootloader APIs. No external components or fuse programming are required to activate these features - they are silicon-embedded and operational after power-on reset. The LPC55S06JHI48 meets TBSA compliance and supports DICE Specification v2.0 for device identity composition.
Can the LPC55S06JHI48 be debugged using standard JTAG tools?
Yes, the LPC55S06JHI48 supports standard JTAG boundary scan via pins PIO0_2 (TRST), PIO0_3 (TCK), PIO0_4 (TMS), PIO0_5 (TDI), and PIO0_6 (TDO) in the HVQFN48 package. These pins are automatically configured for JTAG when the device enters boundary scan mode. However, JTAG is disabled during normal debug sessions - Serial Wire Debug (SWD) is the primary debug interface, using PIO0_3/TCK and PIO0_5/TDI as SWDIO and SWCLK respectively. Full JTAG functionality requires explicit mode selection and is documented in the boundary scan chapter of UM11126.
LPC55S06JHI48J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- LPC55S0x
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 96MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 30
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 7x16b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
LPC55S06JHI48J FAQ
1.How can I place an order for LPC55S06JHI48J through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC55S06JHI48J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC55S06JHI48J reliable?
The price and inventory of LPC55S06JHI48J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC55S06JHI48J is usually 5 days.
3.What payment methods are accepted for LPC55S06JHI48J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC55S06JHI48J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC55S06JHI48J?
LPC55S06JHI48J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC55S06JHI48J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC55S06JHI48J?
For technical support, including LPC55S06JHI48J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC55S06JHI48J requirements.
6.How does Aetrix verify that LPC55S06JHI48J is sourced from the original manufacturer or authorized distributors?
All LPC55S06JHI48J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC55S06JHI48J meets industry standards.
7.What is the process for return or replacement of LPC55S06JHI48J?
All LPC55S06JHI48J units undergo pre-shipment inspection (PSI). If there is an issue with LPC55S06JHI48J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC55S06JHI48J part is unused and in its original packaging.
Return procedure for LPC55S06JHI48J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC55S06JHI48J Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
