NXP Semiconductors LPC55S14JBD100E
- Part No.:
- LPC55S14JBD100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP Exposed Pad
- Datasheet:
-
LPC55S14JBD100E.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 100HLQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,419
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC55S14JBD100 from NXP Semiconductors is an Arm Cortex-M33 microcontroller with TrustZone security, 128 KB flash, 80 KB SRAM, PRINCE real-time flash encryption, CASPER crypto co-processor, and dual-mode USB (FS + HS), deployed in industrial control nodes requiring secure firmware updates and CAN FD communication.
For engineers reviewing the LPC55S14JBD100 datasheet, LPC55S14JBD100 pinout, LPC55S14JBD100 application, or LPC55S14JBD100 equivalent, key selection criteria include TrustZone-enabled secure boot, 150 MHz CPU operation, 2.0 Msamples/sec 16-bit ADC with simultaneous conversion, CAN FD interface timing compliance, and HLQFP100 package thermal performance in extended temperature environments.
Technical Context
The LPC55S14JBD100 implements Arm v8-M architecture with TrustZone isolation, FPU, MPU, and NVIC, enabling secure partitioning of trusted and non-trusted code execution domains. Its CASPER co-processor accelerates ECC operations, while PRINCE performs on-the-fly AES-256 encryption/decryption of flash reads and writes.
It integrates nine Flexcomm interfaces-each configurable as USART, SPI, I2C, or I2S-with dedicated DMA support, plus a dedicated CAN FD controller with DMA, SCTimer/PWM with 16 capture/match registers, and a 24-bit MRT timer for deterministic interrupt scheduling across low-power modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ up to 150 MHz with TrustZone, FPU, and MPU for secure real-time task partitioning |
| Memory | 128 KB on-chip flash (512-byte page erase) + 80 KB SRAM (16 KB code bus, 64 KB system bus) |
| Security | PRINCE flash encryption, CASPER ECC acceleration, PUF-based key generation, SHA2/AES-256, secure boot with RSA-2048/4096 |
| Analog | 16-bit ADC @ 2.0 Msamples/sec with simultaneous dual-channel differential conversion and integrated temperature sensor |
| Connectivity | CAN FD controller, USB 2.0 full-speed + high-speed host/device with crystal-less FS mode, nine Flexcomm serial interfaces |
| Timers | Five 32-bit general-purpose timers, SCTimer/PWM (8 inputs/10 outputs), RTC with 1 s resolution, WWDT, MRT |
| Package | HLQFP100: 14 × 14 × 0.5 mm, 100-pin leaded package with exposed thermal pad for industrial thermal management |
Pinout & Package
HLQFP100 package features 100 leads in 0.5 mm pitch, 14 × 14 mm body, and exposed thermal pad for enhanced heat dissipation in continuous industrial operation. Pin functions are software-configurable via IOCON registers, with default GPIO assignment except for dedicated debug pins (PIO0_11–PIO0_12).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP0_A | GPIO / Analog comparator input A | Dual-role pin supporting digital I/O or analog comparator A input when ANAMODE enabled; used in voltage monitoring circuits |
| PIO0_5 / TDI | JTAG test data input / CAN0_TD | State at reset determines boot source; also serves as CAN FD transmitter output, enabling direct bus coupling without level-shifting |
| PIO0_11 / SWDIO | Serial Wire Debug I/O | Dedicated debug interface pin with internal pull-down; enables non-intrusive firmware validation during development and field updates |
| PIO0_12 / SWCLK | Serial Wire Debug clock | Provides synchronous debug clock; retains functionality through reset to support early-stage bootloader debugging |
| VDDA / VSSA | Analog power / ground | Independent analog supply domain isolates ADC and comparator noise from digital switching transients |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enabled secure execution | Hardware-isolated memory and peripheral access control prevents unauthorized code execution or data exfiltration in mixed-criticality systems |
| PRINCE real-time flash encryption | Enables over-the-air secure firmware updates by transparently encrypting/decrypting flash reads and writes using AES-256 |
| CASPER crypto co-processor | Accelerates Elliptic Curve Cryptography (ECC) operations by >10× vs. software-only implementation, reducing authentication latency |
| Flexcomm serial interface flexibility | Each of nine Flexcomm modules supports runtime reconfiguration between USART, SPI, I2C, or I2S - simplifying BOM consolidation across product variants |
| 2.0 Msamples/sec 16-bit ADC | Simultaneous sampling on differential channel pairs enables precise current/voltage measurement in motor control and power quality monitoring |
Applications
| Industrial Motor Control | Secure IoT Edge Gateway |
|---|---|
Use Scenario: Closed-loop servo drive with real-time current sensing and field-oriented control. IC Role / Device Role / Timing Role: Main application processor executing FOC algorithm, managing CAN FD motor feedback, and synchronizing ADC sampling with PWM dead-time. Use Value: 2.0 Msamples/sec ADC enables sub-microsecond current loop sampling; SCTimer/PWM ensures precise 150 MHz-timed gate drive signals with hardware-triggered ADC start. | Use Scenario: Cellular-connected edge node aggregating sensor data and enforcing zero-trust device identity. IC Role / Device Role / Timing Role: Root-of-trust anchor performing secure boot, DICE-compliant device identity composition, and TLS handshake acceleration via CASPER. Use Value: PUF-generated keys eliminate key storage vulnerability; PRINCE-encrypted flash prevents firmware tampering during remote OTA updates. |
| Automotive Body Control Module | Medical Diagnostic Instrument |
Use Scenario: CAN FD-based lighting, window, and door control unit with functional safety requirements. IC Role / Device Role / Timing Role: Safety-capable MCU managing ASIL-B diagnostics, watchdog supervision (WWDT + Code Watchdog), and secure CAN FD communication stack. Use Value: Dual watchdog architecture detects both timing violations and code-flow anomalies; TrustZone isolates safety-critical firmware from non-safety partitions. | Use Scenario: Portable ECG monitor requiring high-fidelity analog acquisition and HIPAA-compliant data encryption. IC Role / Device Role / Timing Role: Signal acquisition and cryptographic engine handling 16-bit ADC sampling, real-time FFT, and AES-256 encryption before Bluetooth LE transmission. Use Value: Integrated SHA2/AES-256 engine with DMA offloads encryption from CPU; 16-bit ADC achieves ≥86 dB SNR for clinical-grade waveform fidelity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Arm Cortex-M33 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S16JBD100 | 256 KB flash, 96 KB SRAM, identical peripherals and security features | Higher memory headroom for complex RTOS stacks or dual-application firmware images | Select when firmware size exceeds 128 KB or additional SRAM is required for large buffers or cryptographic contexts |
| LPC55S06JBD100 | 64 KB flash, 48 KB SRAM, no CASPER, no PRINCE, no PUF, no CAN FD | Cost-optimized variant lacking advanced security and automotive connectivity | Choose only for non-security-critical consumer applications where CAN FD and hardware crypto are unnecessary |
Compared with LPC55S14JBD100, the LPC55S16JBD100 provides scalable memory for larger firmware without sacrificing security or peripheral capability, while the LPC55S06JBD100 trades critical security and CAN FD features for lower cost in less demanding use cases.
Availability
LPC55S14JBD100 is available at Aetrix Electronics and suitable for industrial motor control, secure IoT edge gateways, automotive body control modules, and medical diagnostic instruments requiring stable component supply across multi-year production cycles.
Supply support for LPC55S14JBD100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in Arm-based microcontrollers and hardware security IP.
The LPC55S1x series targets secure embedded applications demanding TrustZone isolation, cryptographic acceleration, and robust real-time performance - designed specifically for industrial control, automotive subsystems, and certified medical devices.
FAQ
What is the maximum operating frequency of the LPC55S14JBD100?
The LPC55S14JBD100 operates at up to 150 MHz using its Arm Cortex-M33 core. This frequency is achievable with PLL0 or PLL1 clock sources derived from the internal 12 MHz FRO, external crystal (12–32 MHz), or 32.768 kHz RTC oscillator. The FRO is factory-trimmed to ±1% accuracy from 0 °C to 85 °C for stable high-speed execution.
Does the LPC55S14JBD100 support secure boot with public-key cryptography?
Yes, the LPC55S14JBD100 supports secure boot using RSASSA-PKCS1-v1_5 signatures of SHA256 digests, with RSA-2048 and RSA-4096 public key verification. It stores up to four revocable Root of Trust keys in protected flash and enforces anti-rollback via image key certificate revocation - all implemented in ROM bootloader without software dependency.
How many Flexcomm interfaces does the LPC55S14JBD100 provide, and what protocols do they support?
The LPC55S14JBD100 integrates nine Flexcomm interfaces (Flexcomm 0–8). Each supports USART, SPI, I2C, or I2S via software configuration. Flexcomm 8 is dedicated to high-speed SPI. All include FIFOs and flexible clocking, with Flexcomm 0–5 supporting one I2S channel pair and Flexcomm 6–7 supporting four channel pairs each.
What analog capabilities does the LPC55S14JBD100 offer for precision sensing?
The LPC55S14JBD100 includes a 16-bit ADC with 2.0 Msamples/sec sampling rate, five differential input pairs (10 single-ended channels), simultaneous dual-channel conversion, internal temperature sensor, and a five-input analog comparator with selectable reference. These features enable high-fidelity current, voltage, and environmental sensing in motor control and medical applications.
Is the LPC55S14JBD100 pin-compatible with other LPC55S1x family members in the HLQFP100 package?
Yes, the LPC55S14JBD100 shares identical pinout, package dimensions (14 × 14 × 0.5 mm), and thermal pad layout with other HLQFP100 variants including LPC55S16JBD100 and LPC5514JBD100. This allows direct PCB-level substitution where memory or feature differences are acceptable within the design constraints.
LPC55S14JBD100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP Exposed Pad
- Series:
- LPC55S1x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 80K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC55S14JBD100E FAQ
1.How can I place an order for LPC55S14JBD100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC55S14JBD100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC55S14JBD100E reliable?
The price and inventory of LPC55S14JBD100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC55S14JBD100E is usually 5 days.
3.What payment methods are accepted for LPC55S14JBD100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC55S14JBD100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC55S14JBD100E?
LPC55S14JBD100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC55S14JBD100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC55S14JBD100E?
For technical support, including LPC55S14JBD100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC55S14JBD100E requirements.
6.How does Aetrix verify that LPC55S14JBD100E is sourced from the original manufacturer or authorized distributors?
All LPC55S14JBD100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC55S14JBD100E meets industry standards.
7.What is the process for return or replacement of LPC55S14JBD100E?
All LPC55S14JBD100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC55S14JBD100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC55S14JBD100E part is unused and in its original packaging.
Return procedure for LPC55S14JBD100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC55S14JBD100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

