My Inquiry
My Account
NXP Semiconductors LPC55S14JBD100K
- Part No.:
- LPC55S14JBD100K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP Exposed Pad
- Datasheet:
-
LPC55S14JBD100K.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 100HLQFP
- Quantity:
- Payment:
- Shipping:
Inventory:450
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC55S14JBD100 from NXP Semiconductors is a 32-bit Arm Cortex-M33 microcontroller with TrustZone security, PRINCE flash encryption, CASPER crypto acceleration, 128 KB on-chip flash, 80 KB SRAM, and dual USB (full-speed + high-speed) supporting crystal-less operation. It integrates CAN FD, nine Flexcomm serial interfaces, a 16-bit 2.0 Msamples/sec ADC, SCTimer/PWM, PLU, and operates across –40 °C to +105 °C for industrial edge-node control.
For engineers reviewing the LPC55S14JBD100 datasheet, LPC55S14JBD100 pinout, LPC55S14JBD100 application, or LPC55S14JBD100 equivalent, key selection criteria include secure boot support (RSA-2048/4096), PUF-based key generation, PRINCE real-time flash encryption, 100-pin HLQFP package compatibility, and CAN FD timing compliance in automotive and industrial gateway designs.
Technical Context
The LPC55S14JBD100 implements Arm TrustZone to isolate secure and non-secure execution environments, with hardware-enforced memory protection via MPU and secure debug authentication using RSA-2048/4096. Its CASPER co-processor accelerates ECC operations, while PRINCE enables real-time AES-256 encryption/decryption of flash contents during read/write.
It features two DMA controllers (23-channel DMA0 and 10-channel DMA1), five 32-bit general-purpose timers, one SCTimer/PWM with 10 outputs and 8 inputs, and nine configurable Flexcomm peripherals-each supporting USART, SPI, I2C, or I2S-with dedicated FIFOs and fractional baud-rate generators.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ up to 150 MHz with FPU, MPU, and TrustZone for hardware-isolated secure firmware execution. |
| Memory | 128 KB flash (with PRINCE encryption) and 80 KB SRAM (16 KB code bus + 64 KB system bus, including 16 KB USB-dedicated SRAM). |
| Security | Secure boot (RSA-2048/4096), PUF-generated keys (64–4096 bits), SHA2/AES-256 engine, Code Watchdog, and DICE-compliant device identity. |
| Analog | 16-bit ADC with 2.0 Msamples/sec sampling rate, simultaneous dual-channel conversion, five differential pairs, integrated temperature sensor. |
| Connectivity | CAN FD controller with dedicated DMA, USB 2.0 full-speed + high-speed host/device with on-chip PHY and crystal-less FS mode support. |
| Package | HLQFP100: 100-pin plastic low-profile quad flat package, 14 × 14 × 0.5 mm body, 0.5 mm pitch, RoHS-compliant. |
| Operating Range | –40 °C to +105 °C ambient temperature, single 1.8–3.6 V supply, internal DC-DC converter supported. |
Pinout & Package
HLQFP100 package: 100-lead, 0.5 mm pitch, 14 mm × 14 mm body, exposed thermal pad, compliant with JEDEC MO-220. Pin 1 marked by corner notch or dot; pin numbering follows standard counter-clockwise sequence.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 to PIO0_31, PIO1_0 to PIO1_31, PIO2_0 to PIO2_17 | General-purpose I/O bank | 64 GPIO pins total; each supports up to 16 alternate functions (Flexcomm, CTIMER, SCTimer, ADC, comparator, secure GPIO); reset state defaults to high-impedance except for debug pins. |
| USB0_DP / USB0_DM / USB1_DP / USB1_DM | Differential data lanes | Full-speed and high-speed USB transceiver I/O; USB0 supports crystal-less operation in device mode; internal PHY eliminates external components. |
| CAN0_TD / CAN0_RD | CAN FD transceiver interface | Dedicated CAN FD bus pins with internal termination support; compatible with ISO 11898-1:2015; operates up to 5 Mbps with flexible bit timing. |
| XTAL_IN / XTAL_OUT (32.768 kHz) | RTC oscillator input/output | Drives 32.768 kHz crystal for RTC and deep-sleep wake-up; internal load capacitors programmable via API to eliminate external caps. |
| VDDA / VSSA | Analog power domain | Separate 1.8–3.6 V analog supply pins for ADC, comparator, and temperature sensor; require local decoupling for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| PRINCE flash encryption | Real-time AES-256 encryption/decryption of flash reads/writes without software overhead or latency penalty. |
| CASPER crypto co-processor | Hardware acceleration for Elliptic Curve Cryptography (ECC) enabling fast TLS handshake and secure OTA updates. |
| Flexcomm serial interfaces | Nine software-configurable peripherals (USART/SPI/I2C/I2S) with independent FIFOs and fractional baud-rate generators for mixed-protocol communication. |
| SCTimer/PWM | State-configurable timer with 10 outputs and 8 inputs, supporting complex PWM waveforms, event chaining, and peripheral-to-peripheral triggering without CPU intervention. |
| PLU programmable logic | On-chip combinational/sequential logic unit enabling glueless interfacing, custom state machines, and hardware offload of GPIO coordination tasks. |
Applications
| Industrial Gateway | Secure Edge Node |
|---|---|
Use Scenario: Protocol translation between Modbus RTU field devices and MQTT-based cloud infrastructure in factory automation. IC Role / Device Role / Timing Role: Central MCU managing dual CAN FD buses, USB host for configuration dongles, and high-speed SPI to secure element; RTC provides time-stamped logging. Use Value: PRINCE-encrypted firmware prevents unauthorized firmware modification; CASPER accelerates TLS 1.2 handshake for encrypted telemetry uploads. | Use Scenario: Tamper-resistant sensor node in smart metering with over-the-air firmware updates and cryptographic attestation. IC Role / Device Role / Timing Role: Secure boot root-of-trust anchor; PUF-derived keys protect update signatures; ADC samples voltage/current at 2.0 Msamples/sec for harmonic analysis. Use Value: DICE-compliant device identity enables remote attestation; Code Watchdog detects runtime code flow anomalies to prevent fault injection attacks. |
| Automotive Body Control | USB-C Docking Station |
Use Scenario: Central body controller aggregating LIN, CAN FD, and discrete I/O for lighting, door locks, and HVAC in EV platforms. IC Role / Device Role / Timing Role: CAN FD node with 5 Mbps data rate; SCTimer generates precise PWM for LED dimming; PLU handles window lift logic without CPU polling. Use Value: TrustZone isolates safety-critical CAN FD stack from infotainment subsystem; 105 °C rating ensures reliability under hood conditions. | Use Scenario: Multi-port USB-C docking station supporting DisplayPort Alt Mode, USB 3.x data, and PD negotiation. IC Role / Device Role / Timing Role: USB high-speed host controller managing multiple downstream ports; Flexcomm interfaces handle I2C PMIC control and SPI EEPROM configuration. Use Value: Dual USB PHYs enable concurrent host/device operation; 80 KB SRAM accommodates large USB descriptor buffers and protocol stacks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secure microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S16JBD100 | 256 KB flash, 96 KB SRAM, identical security features and peripherals; higher memory capacity but same package and pinout. | Preferred where larger firmware images or dual-bank secure OTA updates are required. | Select when future-proofing for feature-rich firmware or bootloader redundancy without PCB change. |
| LPC5524JBD100 | Same 128 KB flash/80 KB SRAM, but lacks PRINCE and CASPER; retains TrustZone, PUF, and USB/ADC/CAN FD functionality. | Suitable for cost-sensitive designs where flash encryption and ECC acceleration are not mandatory. | Choose when cryptographic acceleration and real-time flash encryption are unnecessary, reducing BOM cost while retaining core security primitives. |
Compared with LPC55S14JBD100, LPC55S16JBD100 offers expanded memory for complex secure firmware, while LPC5524JBD100 removes PRINCE/CASPER to lower cost-both maintain identical HLQFP100 pinout and peripheral set for drop-in evaluation.
Availability
LPC55S14JBD100 is available at Aetrix Electronics and suitable for industrial gateways, secure edge nodes, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LPC55S14JBD100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in Arm-based microcontrollers and hardware security IP.
The LPC55S1x series targets resource-constrained, security-critical edge devices-designed to deliver certified secure boot, hardware-accelerated cryptography, and robust real-time performance in harsh environments.
FAQ
What security features does the LPC55S14JBD100 support out of the box?
The LPC55S14JBD100 includes Arm TrustZone for memory isolation, PRINCE AES-256 flash encryption, CASPER ECC acceleration, PUF-based key generation (64–4096 bits), SHA2/AES-256 engine, secure boot with RSA-2048/4096, Code Watchdog, and DICE-compliant device identity-all enabled without external components. These features are active upon power-on reset and require no additional silicon.
Does the LPC55S14JBD100 support crystal-less USB full-speed operation?
Yes, the LPC55S14JBD100 supports crystal-less USB full-speed device mode using its internal 48 MHz clock derived from the FRO, eliminating the need for an external 48 MHz crystal. This capability is implemented in hardware and validated per USB-IF specifications, with reference firmware provided in NXP's technical note TN00065.
What is the maximum ADC sampling rate and resolution supported by the LPC55S14JBD100?
The LPC55S14JBD100 integrates a 16-bit successive-approximation ADC capable of up to 2.0 million samples per second (2.0 Msamples/sec). It supports simultaneous conversions on two channels within a differential pair and includes five differential input pairs (10 single-ended channels), with internal temperature sensor and comparator sharing the same analog front-end.
Which packages are available for the LPC55S14JBD100, and what is its pin count?
The LPC55S14JBD100 is exclusively offered in the HLQFP100 package: a 100-pin plastic low-profile quad flat package with 14 mm × 14 mm body size, 0.5 mm lead pitch, and exposed thermal pad. This matches the pinout of LPC55S16JBD100, enabling footprint compatibility across memory variants.
How does the PRINCE module function in the LPC55S14JBD100?
The PRINCE module in the LPC55S14JBD100 performs real-time AES-256 encryption of data written to flash and decryption of data read from flash-transparently handled by hardware without CPU involvement. It uses keys stored in secure memory and supports region-based encryption, enabling secure firmware updates and protection of intellectual property in the on-chip flash of the LPC55S14JBD100.
LPC55S14JBD100K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP Exposed Pad
- Series:
- LPC55S1x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 80K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC55S14JBD100K FAQ
1.How can I place an order for LPC55S14JBD100K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC55S14JBD100K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC55S14JBD100K reliable?
The price and inventory of LPC55S14JBD100K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC55S14JBD100K is usually 5 days.
3.What payment methods are accepted for LPC55S14JBD100K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC55S14JBD100K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC55S14JBD100K?
LPC55S14JBD100K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC55S14JBD100K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC55S14JBD100K?
For technical support, including LPC55S14JBD100K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC55S14JBD100K requirements.
6.How does Aetrix verify that LPC55S14JBD100K is sourced from the original manufacturer or authorized distributors?
All LPC55S14JBD100K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC55S14JBD100K meets industry standards.
7.What is the process for return or replacement of LPC55S14JBD100K?
All LPC55S14JBD100K units undergo pre-shipment inspection (PSI). If there is an issue with LPC55S14JBD100K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC55S14JBD100K part is unused and in its original packaging.
Return procedure for LPC55S14JBD100K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC55S14JBD100K Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
