NXP Semiconductors LPC55S16JEV98E
- Part No.:
- LPC55S16JEV98E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 98-VFBGA
- Datasheet:
-
LPC55S16JEV98E.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 98VFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,994
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC55S16JEV98E from NXP Semiconductors is a 32-bit Arm Cortex-M33 microcontroller with TrustZone security, PRINCE flash encryption, CASPER crypto co-processor, 256 KB on-chip flash, 96 KB SRAM, CAN FD, USB full-speed and high-speed interfaces, and a 16-bit 2.0 Msamples/sec ADC. It targets secure industrial control, automotive body electronics, and IoT edge nodes requiring cryptographic integrity and real-time responsiveness.
For engineers reviewing the LPC55S16JEV98E datasheet, LPC55S16JEV98E pinout, LPC55S16JEV98E application, or LPC55S16JEV98E equivalent, key selection criteria include TrustZone-enforced memory isolation, PRINCE-encrypted firmware updates, CASPER-accelerated ECC operations, 64 GPIOs in VFBGA98 package, and dual USB (FS/HS) support with crystal-less FS operation.
Technical Context
The LPC55S16JEV98E implements Arm TrustZone to partition secure and non-secure execution environments, with hardware-enforced memory isolation and secure boot using RSA-2048/4096 signatures. Its CASPER co-processor offloads elliptic curve cryptography (ECC), while PRINCE enables real-time AES-256 encryption/decryption of flash reads and writes.
It integrates two DMA controllers (23+10 channels), nine Flexcomm peripherals configurable as USART/SPI/I2C/I2S, SCTimer/PWM with 16 capture/match registers, and a 24-bit Multi-Rate Timer for deterministic interrupt scheduling - all operating under a 150 MHz Cortex-M33 core with FPU and MPU.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ up to 150 MHz with FPU, MPU, and TrustZone for hardware-isolated secure/non-secure execution. |
| Memory | 256 KB on-chip flash (512-byte page erase/write) + 96 KB SRAM (16 KB code bus, 64 KB system bus, 16 KB USB SRAM). |
| Security | PRINCE real-time flash encryption/decryption, CASPER ECC acceleration, PUF-based key generation (64–4096 bits), SHA2/AES-256, TRNG, and DICE-compliant secure boot. |
| Connectivity | CAN FD controller with dedicated DMA, USB 2.0 full-speed (crystal-less) and high-speed host/device controllers with on-chip PHYs. |
| Analog | 16-bit ADC with 2.0 Msamples/sec sampling rate, simultaneous dual-channel conversion, five differential inputs, integrated temperature sensor and comparator. |
| Timers & Logic | Five 32-bit general-purpose timers, SCTimer/PWM (8 inputs/10 outputs), RTC with 1 s resolution, MRT, WWDT, Code Watchdog, and PLU for custom logic implementation. |
| Package | VFBGA98 (7 mm × 7 mm, 0.5 mm pitch) with 64 GPIOs, supporting industrial temperature range (−40 °C to +105 °C). |
Pinout & Package
VFBGA98 package: thin fine-pitch ball grid array with 98 solder balls, 7 mm × 7 mm body size, 0.5 mm pitch, and thermal pad exposed on underside for enhanced heat dissipation in compact industrial and automotive modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP0_A | GPIO / Analog Comparator Input A | Configurable digital I/O or analog input for comparator 0; requires ANAMODE=1 and DIGIMODE=0 in IOCON register. |
| PIO0_5 / TDI | JTAG Test Data In / CAN0_TD | Boundary scan input during test; also serves as CAN FD transmitter output; boot source selection determined by its state at reset. |
| PIO0_11 / SWDIO | Serial Wire Debug I/O | Dedicated debug interface pin; enabled by default at reset to support debug access through system reset without software initialization. |
| USB_DP / USB_DM | USB 2.0 Differential Pair | Full-speed and high-speed USB physical layer signals routed to internal USB-FS and USB-HS PHYs; no external crystal required for FS mode. |
| VDDA / VSSA | Analog Power Supply / Ground | Separate 1.8–3.6 V analog domain supply pins decoupled to minimize noise coupling into ADC and comparator circuits. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enabled secure execution | Hardware-isolated secure world enforces memory access control, interrupt masking, and peripheral gating - essential for secure firmware updates and credential storage. |
| PRINCE flash encryption | Real-time AES-256 encryption on write and decryption on read of flash contents, enabling over-the-air updates without exposing decrypted firmware in memory. |
| CASPER crypto co-processor | Accelerates ECC point multiplication and modular arithmetic, reducing runtime for TLS handshake and device authentication by >10× versus software-only implementation. |
| Flexcomm serial interfaces | Nine software-configurable peripherals (Flexcomm 0–8) supporting USART/SPI/I2C/I2S - eliminates need for external protocol translators in multi-interface systems. |
| Secure boot with DICE | Root-of-trust established via four revocable RoT keys stored in protected flash; supports Device Identifier Composition Engine (DICE v2.0) for attestation and identity binding. |
Applications
| Industrial PLC I/O Module | Automotive Body Control Unit |
|---|---|
Use Scenario: Real-time monitoring and actuation of sensors/valves in factory automation cabinets with fieldbus redundancy. IC Role / Device Role / Timing Role: Main controller executing deterministic control loops, managing CAN FD communication with master PLC, and securing firmware updates via PRINCE and secure boot. Use Value: 150 MHz Cortex-M33 with five 32-bit timers ensures sub-millisecond loop timing; TrustZone isolates safety-critical control logic from diagnostics firmware. | Use Scenario: Centralized door/window/mirror control in electric vehicles with intrusion detection and secure OTA update capability. IC Role / Device Role / Timing Role: Secure gateway MCU handling LIN/CAN FD messaging, biometric sensor interface, and encrypted firmware validation before installation. Use Value: CASPER accelerates ECDSA signature verification for SB2-format updates; PUF-derived keys prevent cloning of vehicle-specific configuration data. |
| Smart Grid Edge Sensor Node | Medical Patient Monitor Interface |
Use Scenario: Distributed power quality analyzers collecting voltage/current harmonics and reporting via cellular backhaul with encrypted telemetry. IC Role / Device Role / Timing Role: High-precision data acquisition engine using 16-bit 2.0 Msamples/sec ADC with simultaneous sampling, synchronized to GPS time via RTC alarm interrupts. Use Value: Dual USB (FS/HS) enables local configuration and high-speed data dump; SHA2/AES-256 engines ensure HIPAA-compliant payload encryption. | Use Scenario: Front-end signal conditioning and isolation for ECG/SpO₂ modules interfacing with hospital-grade central monitors. IC Role / Device Role / Timing Role: Safety-certified subsystem controller performing analog front-end calibration, CRC-checked sensor data aggregation, and secure TLS handshake with cloud backend. Use Value: Code Watchdog validates instruction flow integrity; WWDT prevents lockup during critical alarm processing; -40°C to +105°C rating supports sterilization cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secure microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S06JEV98 | 128 KB flash, 80 KB SRAM, no PRINCE or CASPER; same VFBGA98 package and pinout. | Lacks hardware-accelerated crypto and flash encryption - unsuitable for secure boot or firmware IP protection. | Select only for cost-sensitive, non-security-critical applications where TrustZone isolation suffices without PRINCE/CASPER. |
| RA6M5GFPJFAA0 | Renesas RA6M5 with 1 MB flash, 384 KB SRAM, AES accelerator, but no PRINCE or CASPER; LQFP144 package (not pin-compatible). | Higher memory capacity and Ethernet MAC, but lacks DICE-compliant secure boot and real-time flash encryption. | Prefer when Ethernet connectivity and larger code space outweigh need for PRINCE-secured firmware updates. |
Compared with LPC55S06JEV98, the LPC55S16JEV98E adds PRINCE and CASPER for production-grade firmware protection; versus RA6M5GFPJFAA0, it delivers tighter integration of TrustZone, PRINCE, and DICE in a smaller VFBGA98 footprint ideal for space-constrained secure edge nodes.
Availability
LPC55S16JEV98E is available at Aetrix Electronics and suitable for industrial PLC I/O modules, automotive body control units, and smart grid edge sensor nodes requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for LPC55S16JEV98E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in Arm-based microcontrollers and hardware security.
The LPC55S1x series is designed for embedded applications demanding robust security, real-time performance, and low-power operation - targeting secure industrial control, automotive body electronics, and trusted IoT endpoints.
FAQ
What security features does the LPC55S16JEV98E provide beyond standard TrustZone?
The LPC55S16JEV98E extends Arm TrustZone with PRINCE real-time flash encryption/decryption, CASPER hardware-accelerated ECC, PUF-based key generation (64–4096 bits), DICE-compliant secure boot, and SHA2/AES-256 engines. These features enable end-to-end firmware protection, secure key derivation, and cryptographically verified OTA updates - capabilities not inherent to TrustZone alone. The LPC55S16JEV98E implements them as integrated silicon blocks with dedicated DMA paths for minimal CPU overhead.
Does the LPC55S16JEV98E support crystal-less USB full-speed operation?
Yes, the LPC55S16JEV98E supports crystal-less USB full-speed device operation using its internal 48 MHz clock derived from the FRO, eliminating the need for an external 48 MHz crystal or oscillator. This feature reduces BOM cost and PCB area while maintaining USB compliance. The LPC55S16JEV98E achieves this via software library support documented in Technical Note TN00065, and it applies only to USB device mode - USB host mode still requires an external clock source.
How many GPIOs are available on the LPC55S16JEV98E in the VFBGA98 package?
The LPC55S16JEV98E provides 64 GPIOs in the VFBGA98 package, as confirmed in Table 2 of the datasheet. These pins support multiple functions including ADC inputs, comparator channels, Flexcomm interfaces, and secure GPIO capability. All GPIO registers reside on the AHB bus for low-latency access, and the DMA controllers support direct GPIO port transfers - enabling high-throughput peripheral synchronization without CPU intervention in the LPC55S16JEV98E design.
What is the maximum ADC sampling rate and resolution supported by the LPC55S16JEV98E?
The LPC55S16JEV98E integrates a 16-bit successive approximation ADC capable of up to 2.0 million samples per second (2.0 Msamples/sec). It supports simultaneous conversions on two channels within a differential pair, with five differential input pairs (10 single-ended channels) and internal/external trigger sources. This performance enables high-fidelity signal acquisition in motor control, power quality monitoring, and medical sensing applications - all while maintaining the LPC55S16JEV98E's security and real-time determinism.
Can the LPC55S16JEV98E execute secure boot from PRINCE-encrypted flash regions?
Yes, the LPC55S16JEV98E ROM bootloader explicitly supports booting images from PRINCE-encrypted flash regions, as stated in Section 2 "Features and benefits" of the datasheet. The secure boot process verifies the image signature (RSA-2048/4096) before decryption and execution, ensuring that only authenticated and encrypted firmware runs. This capability is intrinsic to the LPC55S16JEV98E's architecture and requires no external components or software modifications to enable.
LPC55S16JEV98E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 98-VFBGA
- Series:
- LPC55S1x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC55S16JEV98E FAQ
1.How can I place an order for LPC55S16JEV98E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC55S16JEV98E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC55S16JEV98E reliable?
The price and inventory of LPC55S16JEV98E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC55S16JEV98E is usually 5 days.
3.What payment methods are accepted for LPC55S16JEV98E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC55S16JEV98E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC55S16JEV98E?
LPC55S16JEV98E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC55S16JEV98E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC55S16JEV98E?
For technical support, including LPC55S16JEV98E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC55S16JEV98E requirements.
6.How does Aetrix verify that LPC55S16JEV98E is sourced from the original manufacturer or authorized distributors?
All LPC55S16JEV98E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC55S16JEV98E meets industry standards.
7.What is the process for return or replacement of LPC55S16JEV98E?
All LPC55S16JEV98E units undergo pre-shipment inspection (PSI). If there is an issue with LPC55S16JEV98E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC55S16JEV98E part is unused and in its original packaging.
Return procedure for LPC55S16JEV98E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC55S16JEV98E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

