NXP Semiconductors LPC55S16JEV98Y
- Part No.:
- LPC55S16JEV98Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 98-VFBGA
- Datasheet:
-
LPC55S16JEV98Y.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 98VFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC55S16JEV98Y from NXP Semiconductors is an Arm Cortex-M33 microcontroller with TrustZone security, 256 KB flash, 96 KB SRAM, PRINCE real-time flash encryption, CASPER crypto co-processor, and dual USB (FS + HS) supporting crystal-less full-speed operation - deployed in secure industrial gateways requiring authenticated firmware updates and CAN FD communication.
For engineers reviewing the LPC55S16JEV98Y datasheet, LPC55S16JEV98Y pinout, LPC55S16JEV98Y application, or LPC55S16JEV98Y equivalent, key selection criteria include TrustZone-enforced memory isolation, PUF-based key generation, 2.0 Msamples/sec 16-bit ADC with simultaneous differential conversion, and VFBGA98 package compatibility with high-density PCB layouts.
Technical Context
The LPC55S16JEV98Y implements Arm TrustZone to enforce hardware-isolated secure and non-secure execution environments, with secure boot verified via RSA-2048/4096 signatures and SHA256 digest. Its CASPER co-processor accelerates ECC operations, while PRINCE enables on-the-fly AES-256 encryption/decryption of flash contents during read/write.
It integrates nine Flexcomm interfaces (0–8), each configurable as USART, SPI, I²C, or I²S, with dedicated DMA controllers for USB HS/FS, CAN FD, and SCTimer/PWM. The 16-bit ADC supports five differential pairs (10 SE channels) at up to 2.0 Msamples/sec with simultaneous sampling capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ 150 MHz with FPU, MPU, and TrustZone for secure partitioning |
| Memory | 256 KB on-chip flash (512-byte page erase) + 96 KB SRAM (16 KB code bus, 64 KB system bus, 16 KB USB SRAM) |
| Security | PRINCE flash encryption, CASPER ECC acceleration, PUF key generation (64–4096 bits), SHA2/AES-256, TRNG, UUID, Code Watchdog |
| Analog | 16-bit ADC with 2.0 Msamples/sec max rate, simultaneous dual-channel conversion, integrated temp sensor & comparator |
| Connectivity | CAN FD, USB 2.0 HS/FS (crystal-less FS), nine Flexcomm interfaces (USART/SPI/I²C/I²S), 64 GPIOs (VFBGA98 package) |
| Timers | Five 32-bit CTimers, SCTimer/PWM (8 inputs/10 outputs), RTC (32 kHz FRO/crystal), MRT, WWDT, Micro-Tick Timer |
| Package | VFBGA98, 7 mm × 7 mm × 0.5 mm, 0.5 mm pitch, lead-free, RoHS compliant |
Pinout & Package
VFBGA98 package: 98-ball thin fine-pitch BGA, 7 mm × 7 mm body, 0.5 mm ball pitch, bottom-side thermal pad, JEDEC MO-277 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP0_A | Analog comparator input A / GPIO | Enables analog sensing when ANAMODE=1; default digital I/O; used for secure sensor interface |
| PIO0_5 / TDI | JTAG test data input / boot select | State at reset determines boot source (flash, ISP, or ROM); critical for field firmware recovery |
| PIO0_11 / SWDIO | Serial Wire Debug I/O | Primary debug interface; supports 8 breakpoints, 4 watchpoints, and Serial Wire Output trace |
| PIO0_12 / SWCLK | Serial Wire Debug clock | Provides synchronous debug clock; required for JTAG boundary scan and secure debug authentication |
| USB_DP / USB_DM | USB 2.0 differential pair | Supports both HS (480 Mbps) and FS (12 Mbps) modes; crystal-less FS enabled via internal oscillator |
| CLKIN / CLKOUT | External clock input/output | Accepts 12–32 MHz crystal or external clock; CLKOUT provides divided internal clock for system timing verification |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced secure world | Hardware-isolated memory and peripheral access control prevents unauthorized code/data access in mixed-criticality systems |
| PRINCE real-time flash encryption | Enables secure over-the-air updates by transparently encrypting/decrypting flash reads/writes without software overhead |
| CASPER crypto co-processor | Accelerates Elliptic Curve Cryptography (ECC) operations, reducing signature verification time by >10× vs. software-only implementation |
| Flexcomm configurable serial interfaces | Nine independent serial peripherals support dynamic reconfiguration (e.g., UART → I²C → SPI) at runtime for flexible peripheral routing |
| 2.0 Msamples/sec 16-bit ADC | Simultaneous sampling across two differential channels enables precise phase-aligned measurements in motor control and power monitoring |
Applications
| Industrial PLC I/O Module | Secure Automotive Gateway |
|---|---|
Use Scenario: Real-time acquisition of analog sensor signals (temperature, pressure) and digital actuator control in factory automation cabinets. IC Role / Device Role / Timing Role: Main controller executing deterministic control loops, managing CAN FD bus traffic, and performing secure firmware validation before update. Use Value: 2.0 Msamples/sec ADC enables sub-microsecond sampling resolution; TrustZone isolates safety-critical control logic from non-secure diagnostics firmware. | Use Scenario: Aggregating and filtering data between CAN FD, LIN, and Ethernet domains in vehicle central gateways. IC Role / Device Role / Timing Role: Secure domain controller enforcing cryptographic message authentication, secure boot, and DICE-compliant device identity provisioning. Use Value: CASPER accelerates ECDSA signature verification for OTA updates; PRINCE ensures encrypted flash storage of sensitive vehicle configuration data. |
| Smart Energy Meter | Medical Sensor Hub |
Use Scenario: High-accuracy energy measurement using shunt-based current sensing and voltage monitoring in utility-grade meters. IC Role / Device Role / Timing Role: Precision analog front-end controller with simultaneous ADC sampling, tamper detection, and secure data logging to encrypted flash. Use Value: 16-bit ADC with simultaneous differential conversion eliminates phase error in active/reactive power calculation; PUF generates unique keys per unit for meter fleet authentication. | Use Scenario: Multi-sensor aggregation (ECG, SpO₂, temperature) with local preprocessing and HIPAA-compliant secure transmission. IC Role / Device Role / Timing Role: Low-power edge processor performing real-time signal conditioning, secure boot, and TLS handshake acceleration via CASPER. Use Value: TRNG and SHA2 engine enable FIPS 140-2 Level 1 compliant cryptographic operations; 64 KB contiguous SRAM supports multi-channel FFT processing buffers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Arm Cortex-M33 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S06JEV98 | 128 KB flash, 80 KB SRAM, no PRINCE or CASPER; same VFBGA98 package and pinout | Lacks hardware-accelerated crypto and real-time flash encryption - unsuitable for secure boot or encrypted firmware updates | Select only for cost-sensitive, non-security-critical applications where flash size and crypto features are not required |
| RA6M5DBGLFP#AC0 | Renesas RA6M5: 100 MHz Cortex-M33, 1 MB flash, 384 KB SRAM, no PUF or PRINCE, but includes SCE9 security accelerator | Different security architecture (SCE9 vs. CASPER+PRINCE); larger memory footprint; LQFP144 package incompatible with VFBGA98 layout | Consider for designs needing higher memory capacity and Renesas ecosystem support, but requires PCB redesign and firmware adaptation |
Compared with LPC55S06JEV98 and RA6M5DBGLFP#AC0, the LPC55S16JEV98Y uniquely combines VFBGA98 footprint compatibility, PRINCE flash encryption, CASPER ECC acceleration, and PUF-based key generation - making it the only option among the three that satisfies full TBSA compliance and DICE Specification v2.0 requirements out-of-the-box.
Availability
LPC55S16JEV98Y is available at Aetrix Electronics and suitable for industrial gateways, smart energy meters, and medical sensor hubs requiring stable component supply, long-term lifecycle assurance, and secure silicon root-of-trust.
Supply support for LPC55S16JEV98Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with headquarters in Eindhoven, Netherlands.
The LPC55S1x series targets secure embedded edge computing, integrating Arm TrustZone, hardware crypto accelerators, and real-time peripherals to simplify development of certified secure devices for industrial and automotive markets.
FAQ
What is the maximum operating frequency of the LPC55S16JEV98Y CPU core?
The LPC55S16JEV98Y features an Arm Cortex-M33 core rated for operation up to 150 MHz. This frequency is achievable using internal PLLs driven by the 12 MHz FRO or external crystal sources. The core includes a floating-point unit and memory protection unit, enabling deterministic real-time performance in safety-critical applications. All timing specifications in the official NXP datasheet Rev. 1.8 are validated across the −40 °C to +105 °C temperature range.
Does the LPC55S16JEV98Y support secure boot with public-key cryptography?
Yes, the LPC55S16JEV98Y supports secure boot using RSASSA-PKCS1-v1_5 signatures of SHA256 digests, with RSA-2048 and RSA-4096 public key support. Root of Trust keys are stored as SHA-256 hashes in protected flash, and image revocation uses x509 certificate serial numbers. This implementation complies with NXP's Secure Boot specification v2.0 and Trusted Computing Group DICE v2.0 requirements.
What analog capabilities does the LPC55S16JEV98Y provide for sensor interfacing?
The LPC55S16JEV98Y integrates a 16-bit ADC with up to 2.0 Msamples/sec sampling rate, supporting five differential channel pairs (10 single-ended inputs) and simultaneous conversions on paired channels. It also includes an integrated temperature sensor, five-input analog comparator with selectable reference, and programmable gain amplifier functionality via IOCON register configuration - all accessible without external components.
How does the PRINCE module function in the LPC55S16JEV98Y?
The PRINCE module in the LPC55S16JEV98Y performs real-time AES-256 encryption of data written to on-chip flash and decryption of encrypted data during read operations. It operates transparently in the flash controller path, requiring no software intervention. Keys are derived from the PUF or supplied via secure boot flow, and region-based encryption enables selective protection of application code, configuration tables, and firmware update images within the 256 KB flash.
Is the LPC55S16JEV98Y pin-compatible with other members of the LPC55S1x family?
Yes, the LPC55S16JEV98Y shares identical pinout and electrical characteristics with other VFBGA98 variants in the LPC55S1x family, including LPC55S14JEV98 and LPC55S06JEV98. All use the SOT1982-1 package variant, with matching ball map, I/O voltage tolerances, and reset behavior. Firmware and PCB layout are interchangeable across these parts when configured for equivalent peripheral usage and memory requirements.
LPC55S16JEV98Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 98-VFBGA
- Series:
- LPC55S1x
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CAN FD, Flexcomm, I2C, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC55S16JEV98Y FAQ
1.How can I place an order for LPC55S16JEV98Y through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC55S16JEV98Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC55S16JEV98Y reliable?
The price and inventory of LPC55S16JEV98Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC55S16JEV98Y is usually 5 days.
3.What payment methods are accepted for LPC55S16JEV98Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC55S16JEV98Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC55S16JEV98Y?
LPC55S16JEV98Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC55S16JEV98Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC55S16JEV98Y?
For technical support, including LPC55S16JEV98Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC55S16JEV98Y requirements.
6.How does Aetrix verify that LPC55S16JEV98Y is sourced from the original manufacturer or authorized distributors?
All LPC55S16JEV98Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC55S16JEV98Y meets industry standards.
7.What is the process for return or replacement of LPC55S16JEV98Y?
All LPC55S16JEV98Y units undergo pre-shipment inspection (PSI). If there is an issue with LPC55S16JEV98Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC55S16JEV98Y part is unused and in its original packaging.
Return procedure for LPC55S16JEV98Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC55S16JEV98Y Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

