NXP Semiconductors LPC55S26JBD64Y
- Part No.:
- LPC55S26JBD64Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-TQFP Exposed Pad
- Datasheet:
-
LPC55S26JBD64Y.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC55S26JBD64Y from NXP Semiconductors is a 32-bit Arm Cortex-M33 microcontroller with secure boot, PRINCE flash encryption, CASPER crypto co-processor, 256 KB on-chip flash, 144 KB SRAM, and dual USB (FS + HS) support-designed for secure IoT edge nodes requiring cryptographic acceleration and low-power operation in industrial sensing applications.
For engineers reviewing the LPC55S26JBD64Y datasheet, LPC55S26JBD64Y pinout, LPC55S26JBD64Y application, or LPC55S26JBD64Y equivalent, key selection criteria include its 150 MHz CPU frequency, HTQFP64 package with 36 GPIOs, integrated PUF and TRNG for root-of-trust, PRINCE-encrypted flash capability, and hardware-accelerated SHA2/AES/ECDSA via CASPER.
Technical Context
The LPC55S26JBD64Y implements an Arm Cortex-M33 core with MPU, FPU, DSP, and ETM, running at up to 150 MHz using PLL0/PLL1 clock sources derived from internal FRO (12 MHz or 1 MHz), external crystal (16–32 MHz), or RTC oscillator (32.768 kHz). Its security architecture integrates PRINCE for real-time flash encryption/decryption, PUF for silicon-based key generation (64–4096 bits), and dedicated HASH-AES/SHA2 engines with DMA support.
Peripherals include nine Flexcomm interfaces (configurable as USART/SPI/I2C/I2S), one SCTimer/PWM with 10 outputs and 8 inputs, five 32-bit general-purpose timers, 16-bit 1.0 Msamples/sec ADC with simultaneous differential conversion, and SDIO interface supporting SDR25 (52 MHz) and dual-card operation-all accessible via AHB/APB interconnect with DMA0 (23-channel) and DMA1 (10-channel) controllers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ 150 MHz with MPU, FPU, DSP, and ETM - enables deterministic real-time control with secure memory isolation and floating-point math acceleration. |
| Memory | 256 KB on-chip flash (512-byte page erase/write) + 144 KB SRAM (32 KB Code Bus + 112 KB System Bus) - supports secure firmware updates and large buffer handling without external RAM. |
| Security | PRINCE flash encryption, CASPER crypto co-processor (ECC/FFT), PUF (64–4096-bit keys), TRNG, RSA-2048/4096 secure boot - delivers hardware-rooted trust for OTA updates and device identity. |
| Analog | 16-bit ADC @ 1.0 Msamples/sec with 5 differential/10 single-ended channels and simultaneous conversion - enables high-fidelity sensor acquisition in condition monitoring systems. |
| Connectivity | USB 2.0 full-speed + high-speed host/device with on-chip PHY, 9 Flexcomm interfaces (USART/SPI/I2C/I2S), SDIO (SDR25, dual-card) - provides flexible wired connectivity for gateway and peripheral bridging. |
| Power & Temp | Single 1.8–3.6 V supply, -40 °C to +105 °C operating range, deep power-down mode with RTC wake-up - suitable for harsh industrial environments with battery-backed operation. |
Pinout & Package
Package: HTQFP64 (10 × 10 × 0.5 mm, pitch 0.5 mm, SOT855-5). Pin count: 64 leads. Thermal pad exposed on underside for enhanced heat dissipation in compact industrial PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0–PIO0_35 | General-purpose I/O (36 total) | Configurable digital I/O with secure GPIO option, pull-up/down control, and interrupt capability - supports direct sensor interfacing and actuator control without level-shifting. |
| FC0–FC8 | Flexcomm serial interfaces | Software-configurable UART/SPI/I2C/I2S peripherals with FIFO and fractional baud-rate generator - eliminates need for discrete protocol translators in multi-interface designs. |
| USB_DP/USB_DM | USB 2.0 high-speed differential pair | Integrated HS PHY with crystal-less FS operation - reduces BOM cost and board space versus external transceivers while maintaining USB compliance. |
| VDDA/VSSA | Analog power/ground | Dedicated analog supply pins with separate ground - ensures clean ADC reference and low-noise operation for precision measurement subsystems. |
| XTAL_IN/XTAL_OUT | 32.768 kHz RTC crystal interface | Embedded capacitor bank per pin - enables precise RTC timing without external load capacitors, simplifying layout and improving long-term stability. |
Key Features
| Feature | Design Value |
|---|---|
| CASPER Crypto Co-processor | Hardware acceleration for ECC, RSA, and FFT - reduces cryptographic latency by >10× vs. software-only execution, enabling fast TLS handshake in constrained edge devices. |
| PRINCE Flash Encryption | Real-time AES-128 encryption/decryption of flash reads/writes - protects firmware IP and prevents unauthorized code extraction without performance penalty. |
| Programmable Logic Unit (PLU) | Configurable combinatorial/sequential logic with state machine support - replaces small CPLDs for glue logic, reducing component count in motor control and signal conditioning circuits. |
| SCTimer/PWM | 8-input/10-output state-configurable timer with 16 capture/match registers - enables complex waveform generation (e.g., three-phase motor control) with minimal CPU overhead. |
| Secure Boot with RoT Revocation | Support for four revocable Root-of-Trust keys and 16 image key revocations via x.509 certificate Serial Number field - enforces firmware integrity across product lifecycle and enables secure field recovery. |
Applications
| Industrial Sensor Node | Secure IoT Gateway |
|---|---|
Use Scenario: Wireless vibration and temperature monitoring in predictive maintenance systems deployed on factory floor machinery. IC Role / Device Role / Timing Role: Main application processor executing sensor fusion algorithms, managing BLE/Wi-Fi offload, and performing local anomaly detection before cloud upload. Use Value: CASPER accelerates ECDSA signature generation for sensor data integrity; PRINCE encrypts local log storage; 16-bit ADC captures high-resolution analog signals from piezoelectric sensors. |
Use Scenario: Edge gateway aggregating data from multiple Modbus RTU field devices and forwarding to cloud via TLS-secured MQTT. IC Role / Device Role / Timing Role: Secure protocol bridge with hardware-accelerated TLS stack, isolated secure boot partition, and dual USB host/device for configuration and diagnostics. Use Value: PUF-derived keys protect TLS session keys; PRINCE prevents firmware tampering during remote updates; Flexcomm interfaces support concurrent RS-485 and USB CDC communication. |
| Smart Energy Meter | Medical Wearable Hub |
Use Scenario: DIN-rail mounted electricity meter with tamper detection, energy logging, and HAN (Home Area Network) communication. IC Role / Device Role / Timing Role: Trusted execution environment for metrology calculations, secure time-stamping via RTC, and encrypted data storage in flash. Use Value: Secure GPIO detects enclosure intrusion; SHA2 engine validates firmware patches; 32-bit RTC with 1 ms wake-up resolution enables precise billing interval sampling. |
Use Scenario: Clinical-grade wearable hub collecting ECG, SpO₂, and motion data, then transmitting to smartphone via BLE with end-to-end encryption. IC Role / Device Role / Timing Role: Low-power sensor aggregator with secure key management, ADC oversampling for noise reduction, and TRNG for session key derivation. Use Value: TRNG feeds BLE pairing entropy; 1.0 Msamples/sec ADC supports oversampled ECG acquisition; deep-sleep mode with Micro-Tick Timer wake-up extends battery life beyond 7 days. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secure microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S28JBD64 | 512 KB flash, 256 KB SRAM, same package and peripherals - adds 256 KB flash and 112 KB SRAM over LPC55S26JBD64Y. | Preferred where larger firmware images (e.g., dual-bank OTA, embedded web server) or extended data buffering (e.g., audio streaming) are required. | Select LPC55S28JBD64 when firmware size exceeds 256 KB or SRAM-intensive tasks (e.g., FFT-based spectral analysis) demand >144 KB. |
| RA6M5GFPMXXFA | Arm Cortex-M33 @ 200 MHz, 1 MB flash, 384 KB SRAM, TrustZone but no PRINCE or CASPER - includes CAN FD and Ethernet MAC not present in LPC55S26JBD64Y. | Better suited for automotive body control or industrial PLCs needing CAN FD or deterministic Ethernet, but lacks hardware crypto acceleration for lightweight TLS. | Choose RA6M5GFPMXXFA only if CAN FD or Ethernet PHY integration is mandatory; otherwise, LPC55S26JBD64Y offers superior crypto throughput per mW. |
Compared with LPC55S28JBD64 and RA6M5GFPMXXFA, the LPC55S26JBD64Y delivers optimal balance of security features (PRINCE, CASPER, PUF), power efficiency, and cost for resource-constrained secure edge nodes - especially where flash encryption and ECC acceleration outweigh raw memory capacity or automotive interface needs.
Availability
LPC55S26JBD64Y is available at Aetrix Electronics and suitable for industrial sensor nodes, secure IoT gateways, and smart energy meters requiring stable component supply, long-term lifecycle support, and traceable sourcing for safety-critical deployments.
Supply support for LPC55S26JBD64Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in Arm-based microcontrollers and hardware security IP.
The LPC55S2x series was designed specifically for secure, low-power edge intelligence - integrating PRINCE, CASPER, and PUF to address firmware protection, cryptographic acceleration, and device identity challenges in certified industrial and medical applications.
FAQ
What is the maximum operating frequency of the LPC55S26JBD64Y?
The LPC55S26JBD64Y operates at a maximum CPU frequency of 150 MHz, achieved using PLL0 or PLL1 clock sources derived from internal FRO (12 MHz or 1 MHz), external crystal (16–32 MHz), or RTC oscillator (32.768 kHz). This frequency is sustained across the full -40 °C to +105 °C temperature range and 1.8–3.6 V supply voltage, with no derating required under typical industrial conditions. The LPC55S26JBD64Y maintains deterministic real-time performance at this rate due to its tightly coupled memory architecture and zero-wait-state flash accelerator.
Does the LPC55S26JBD64Y support secure boot with public-key verification?
Yes, the LPC55S26JBD64Y supports secure boot using RSASSA-PKCS1-v1_5 signatures of SHA256 digests, with RSA-2048 and RSA-4096 public keys validated against x.509 certificates. It stores up to four revocable Root-of-Trust (RoT) keys in protected flash, and supports anti-rollback via image key revocation using the Serial Number field in x.509 certificates - all enforced by ROM bootloader before executing user code. The LPC55S26JBD64Y requires no external secure element to achieve this level of boot integrity.
How does the PRINCE module function in the LPC55S26JBD64Y?
The PRINCE module in the LPC55S26JBD64Y performs real-time AES-128 encryption of data written to on-chip flash and decryption of encrypted data read from flash - transparently handled by the flash controller without CPU intervention. This enables asset protection for application code and secure firmware updates while maintaining full flash performance. The LPC55S26JBD64Y supports booting directly from PRINCE-encrypted regions, and the encryption key is derived from the device's unique PUF output, ensuring per-unit key binding.
What analog capabilities does the LPC55S26JBD64Y provide?
The LPC55S26JBD64Y integrates a 16-bit successive-approximation ADC with five differential or ten single-ended input channels, sample rates up to 1.0 Msamples/sec, and simultaneous conversion capability on paired differential inputs. It also includes an integrated temperature sensor, five-input analog comparator with internal/external reference support, and dedicated VDDA/VSSA analog power pins. These features enable high-precision sensor acquisition in applications like motor current sensing or environmental monitoring - all without external signal conditioning circuitry.
Which package and pin count does the LPC55S26JBD64Y use?
The LPC55S26JBD64Y uses the HTQFP64 package: a 64-pin thin quad flat package with 10 mm × 10 mm body size, 0.5 mm pitch, and exposed thermal pad (SOT855-5). It provides 36 GPIOs, including secure GPIO options, and supports all core peripherals - USB HS/FS, Flexcomm interfaces, SDIO, and ADC - within this compact footprint. This package is optimized for automated assembly and thermal management in space-constrained industrial PCBs.
LPC55S26JBD64Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-TQFP Exposed Pad
- Series:
- LPC55S2x
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- Flexcomm, I2C, MMC/SD/SDIO, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 36
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 144K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC55S26JBD64Y FAQ
1.How can I place an order for LPC55S26JBD64Y through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC55S26JBD64Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC55S26JBD64Y reliable?
The price and inventory of LPC55S26JBD64Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC55S26JBD64Y is usually 5 days.
3.What payment methods are accepted for LPC55S26JBD64Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC55S26JBD64Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC55S26JBD64Y?
LPC55S26JBD64Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC55S26JBD64Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC55S26JBD64Y?
For technical support, including LPC55S26JBD64Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC55S26JBD64Y requirements.
6.How does Aetrix verify that LPC55S26JBD64Y is sourced from the original manufacturer or authorized distributors?
All LPC55S26JBD64Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC55S26JBD64Y meets industry standards.
7.What is the process for return or replacement of LPC55S26JBD64Y?
All LPC55S26JBD64Y units undergo pre-shipment inspection (PSI). If there is an issue with LPC55S26JBD64Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC55S26JBD64Y part is unused and in its original packaging.
Return procedure for LPC55S26JBD64Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC55S26JBD64Y Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

