Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

NXP Semiconductors LPC55S36JHI48MP

Name: LPC55S36JHI48MP
Brand: NXP Semiconductors
SKU: LPC55S36JHI48MP
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LPC55S36JHI48MP

Manufacturer:: NXP Semiconductors

Category:: Microcontrollers

Package:: 48-VFQFN Exposed Pad

Datasheet:: LPC55S36JHI48MP.pdf

Description:: IC MCU 32BIT 256KB FLSH 48HVQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,994

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LPC55S36JHI48MP from NXP Semiconductors is a secure 32-bit ARM Cortex-M33 microcontroller with TrustZone, PRINCE flash encryption, PKC cryptographic accelerator, 256 KB on-chip flash, 128 KB SRAM, CAN FD, USB Full-Speed device/host, and Flexcomm interfaces configurable as USART/SPI/I²C/I²S. It targets secure edge nodes in industrial IoT gateways requiring authenticated boot, real-time encrypted firmware updates, and tamper-resistant sensor aggregation.

For engineers reviewing the LPC55S36JHI48MP datasheet, LPC55S36JHI48MP pinout, LPC55S36JHI48MP application, or LPC55S36JHI48MP equivalent, key selection criteria include its HVQFN48 package with 32 GPIOs, dual DMA controllers (52+16 channels), 16-bit 2.0 Msamples/sec ADC with four simultaneous conversions, three 12-bit DACs, and hardware PUF for device-unique key generation - all operating across −40 °C to +105 °C.

Technical Context

The LPC55S36JHI48MP integrates an ARM Cortex-M33 core running at up to 150 MHz with TrustZone-enabled memory isolation, FPU, and MPU, coupled with PowerQuad DSP accelerator and dedicated PKC engine using 4 KB SRAM. Its security stack includes PRINCE for real-time flash encryption/decryption, ECDSA P-256/P-384 secure boot, SHA-256/384, AES-256-GCM, and Physical Unclonable Function (PUF) for silicon fingerprinting.

Peripherals are organized around two DMA controllers (DMA0 with 52 channels, DMA1 with 16), eight Flexcomm interfaces supporting mixed UART/SPI/I²C/I²S operation, FlexSPI with 8 KB cache and dynamic decryption for XIP, and analog subsystem comprising four 16-bit ADCs (2.0 Msps), three 12-bit DACs (1.0 Msps), three OpAmps (OPAMP0 routed to pin), and four comparators - all accessible within the same low-power domain.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	ARM Cortex-M33 @ up to 150 MHz with TrustZone, FPU, and MPU - enables secure RTOS partitioning and deterministic signal processing.
Memory	256 KB on-chip flash (246 KB usable) + 128 KB SRAM (16 KB Code Bus + 112 KB System Bus) - supports dual-image XIP from external Octal/QuadSPI via FlexSPI remap.
Security	PRINCE flash encryption, PKC module, PUF, ECDSA P-256/P-384 secure boot, SHA-256/384, AES-256-GCM, DICE v2.0 - meets TBSA requirements for secure firmware lifecycle management.
Analog	Four 16-bit ADCs (2.0 Msps), three 12-bit DACs (1.0 Msps), three OpAmps (OPAMP0 output routed to pin), four comparators - enables high-fidelity sensor signal conditioning and closed-loop control.
Connectivity	CAN FD with dedicated DMA, USB FS host/device (crystal-less in device mode), eight Flexcomm interfaces (configurable as USART/SPI/I²C/I²S), I3C, DMIC - supports multi-protocol industrial edge communication.
Package & Temp	HVQFN48 (7 × 7 × 0.85 mm), −40 °C to +105 °C operating range - suitable for space-constrained industrial control modules with extended thermal requirements.
Power Management	Integrated DC-DC converter or LDO option, Deep Power-Down mode with RAM retention, RTC wake-up from all low-power states - enables battery-backed long-life deployments.

Pinout & Package

HVQFN48 plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 7 × 7 × 0.85 mm (SOT619-1). Pin 1 marked by terminal index area; top-side marking includes "LPC55S3x", "JHI48", date code, and revision "1B".

Pin/Terminal	Circuit Role	Design Meaning
PIO0_0 / ACMP0_A	GPIO / Analog Comparator 0 Input A	Dual-function pin enabling digital I/O or differential ADC input when analog mode enabled; default reset state is high-impedance (Z).
PIO0_1 / ADC1IN2B	GPIO / ADC1 Channel 2B Input	Supports single-ended or differential pair with CH2A on ADC1; critical for precision temperature or current sensing paths.
PIO0_2 / TRST	JTAG Test Reset / Flexcomm 3 Clock	Boundary scan function active only in test mode; otherwise serves as Flexcomm 3 clock - requires external pull-up for SWD compliance.
PIO0_3 / TCK	JTAG Test Clock / Flexcomm 3 Data I/O	Primary debug interface clock; also used for SPI master-out/slave-in or I2C data - shared resource requiring careful debug/runtime arbitration.
PIO0_4 / TMS	JTAG Test Mode Select / CAN0 Receiver	Enables JTAG state machine control; alternatively routes CAN FD RX signal - supports fail-safe diagnostics over CAN bus.
PIO0_5 / TDI	JTAG Test Data In / CAN0 Transmitter	Boot source selection determined jointly with PIO0_7 at reset; dual-role pin critical for ISP recovery and field firmware updates.
VDDIO_1 / VDDIO_2	Main I/O Supplies	Separate 1.8–3.6 V (VDDIO_1) and 1.08–3.6 V (VDDIO_2) rails - allows interfacing with mixed-voltage peripherals without level shifters.
VBAT	Backup Supply	1.71–3.6 V rail powering RTC and tamper detection in deep power-down - ensures timekeeping and security event logging during main power loss.

Key Features

Feature	Design Value
TrustZone-enabled Cortex-M33	Hardware-enforced memory isolation between secure/non-secure worlds - enables certified secure boot and runtime attestation without software overhead.
PRINCE flash encryption	Real-time AES-128 encryption/decryption of on-chip flash reads/writes - protects IP against physical extraction while maintaining full performance.
PKC cryptographic accelerator	Hardware ECC/RSA engine with 4 KB AHB-accessible SRAM - accelerates key exchange and signature verification for TLS 1.3 and DICE-compliant device identity.
PowerQuad DSP accelerator	Dedicated fixed/floating-point math coprocessor with four 4 KB SRAM banks - offloads FFT, FIR, and motor control algorithms from CPU, reducing latency by >60%.
Flexcomm Interface flexibility	Eight software-configurable serial peripherals supporting concurrent USART/SPI/I²C/I²S - eliminates need for external protocol bridges in multi-sensor gateway designs.
Secure GPIO and tamper detection	Four dedicated tamper inputs with RTC-based glitch filtering and timestamped queue - provides auditable evidence of physical intrusion attempts for compliance reporting.

Applications

Industrial Edge Gateway	Secure Smart Meter
Use Scenario: Aggregating Modbus RTU, CAN FD, and I²C sensor data in factory automation systems with OTA firmware updates. IC Role / Device Role / Timing Role: Central secure MCU managing protocol translation, encrypted data buffering, and TrustZone-isolated secure boot validation. Use Value: PRINCE and PKC enable signed, encrypted firmware images stored in flash; FlexSPI XIP reduces update latency by eliminating RAM copy overhead.	Use Scenario: Utility-grade electricity meter requiring anti-tampering certification, secure key storage, and AES-encrypted communication with AMI head-end. IC Role / Device Role / Timing Role: Root-of-trust controller executing DICE-compliant device identity composition and performing ECDSA-signed meter readings. Use Value: PUF-generated keys eliminate key injection risks; tamper-detection queue with RTC timestamps satisfies IEC 62056-21 audit requirements.
Medical Sensor Hub	Automotive Body Control Module
Use Scenario: Wearable health monitor collecting ECG, temperature, and motion data with local preprocessing before BLE transmission. IC Role / Device Role / Timing Role: Low-power signal processor running PowerQuad-accelerated filters and ADC-triggered DMA transfers to minimize active time. Use Value: Four simultaneous 16-bit ADC conversions capture synchronized biopotential waveforms; OPAMP0 output drives analog front-end gain stages directly.	Use Scenario: In-vehicle lighting and window control unit requiring CAN FD communication, PWM dimming, and fault-tolerant diagnostics. IC Role / Device Role / Timing Role: Real-time controller executing FlexPWM-driven LED dimming and QEI-based position feedback with WWDT supervision. Use Value: Two FlexPWM modules deliver 24 independent outputs for multi-zone lighting; SCTimer/PWM dither engine improves perceived brightness resolution.

Industrial Edge Gateway

Secure Smart Meter

Use Scenario: Aggregating Modbus RTU, CAN FD, and I²C sensor data in factory automation systems with OTA firmware updates.

IC Role / Device Role / Timing Role: Central secure MCU managing protocol translation, encrypted data buffering, and TrustZone-isolated secure boot validation.

Use Value: PRINCE and PKC enable signed, encrypted firmware images stored in flash; FlexSPI XIP reduces update latency by eliminating RAM copy overhead.

Use Scenario: Utility-grade electricity meter requiring anti-tampering certification, secure key storage, and AES-encrypted communication with AMI head-end.

IC Role / Device Role / Timing Role: Root-of-trust controller executing DICE-compliant device identity composition and performing ECDSA-signed meter readings.

Use Value: PUF-generated keys eliminate key injection risks; tamper-detection queue with RTC timestamps satisfies IEC 62056-21 audit requirements.

Medical Sensor Hub

Automotive Body Control Module

Use Scenario: Wearable health monitor collecting ECG, temperature, and motion data with local preprocessing before BLE transmission.

IC Role / Device Role / Timing Role: Low-power signal processor running PowerQuad-accelerated filters and ADC-triggered DMA transfers to minimize active time.

Use Value: Four simultaneous 16-bit ADC conversions capture synchronized biopotential waveforms; OPAMP0 output drives analog front-end gain stages directly.

Use Scenario: In-vehicle lighting and window control unit requiring CAN FD communication, PWM dimming, and fault-tolerant diagnostics.

IC Role / Device Role / Timing Role: Real-time controller executing FlexPWM-driven LED dimming and QEI-based position feedback with WWDT supervision.

Use Value: Two FlexPWM modules deliver 24 independent outputs for multi-zone lighting; SCTimer/PWM dither engine improves perceived brightness resolution.

Equivalent & Alternatives

The following parts are listed as comparable options for similar secure microcontroller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LPC55S28JHI48MP	Same Cortex-M33 core and security features but reduced peripheral set: no CAN FD, no I3C, only six Flexcomm interfaces, 128 KB flash, 64 KB SRAM.	Suitable for cost-sensitive secure IoT endpoints where CAN FD and high-speed connectivity are unnecessary.	Select when budget constraints outweigh need for automotive-grade CAN FD or advanced audio interfaces like I3C/DMIC.
RA6M5GFP48FA00	Renesas RA6M5 with Cortex-M33, 1 MB flash, 448 KB SRAM, but lacks PRINCE, PKC, PUF, and DICE - relies on software-based secure boot and external crypto ICs.	Better suited for high-memory applications like HMI controllers where raw throughput matters more than hardware-rooted trust anchors.	Choose when large code footprint dominates design, and security can be layered via external TPM or software libraries rather than silicon-embedded roots of trust.

Compared with LPC55S28JHI48MP, the LPC55S36JHI48MP adds CAN FD and I3C for next-gen vehicle networks and sensor ecosystems; versus RA6M5GFP48FA00, it delivers hardware-enforced security primitives (PRINCE, PKC, PUF) essential for zero-trust embedded deployments without external components.

Availability

LPC55S36JHI48MP is available at Aetrix Electronics and suitable for industrial IoT gateways, secure smart meters, medical sensor hubs, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for LPC55S36JHI48MP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with headquarters in Eindhoven, Netherlands.

The LPC55S3x product line delivers high-performance, TrustZone-enabled microcontrollers with integrated cryptographic accelerators and tamper-resistant features - designed specifically for secure edge intelligence in harsh environments.

FAQ

What is the maximum operating frequency of the LPC55S36JHI48MP CPU core?

The LPC55S36JHI48MP features an ARM Cortex-M33 core rated for operation up to 150 MHz. This maximum frequency is achievable under specified voltage (1.8–3.6 V) and temperature (−40 °C to +105 °C) conditions with appropriate clock configuration using PLL0 or PLL1 driven by internal FRO or external crystal sources. The LPC55S36JHI48MP maintains timing integrity across its full industrial temperature range without derating.

Does the LPC55S36JHI48MP support crystal-less USB Full-Speed device operation?

Yes, the LPC55S36JHI48MP supports crystal-less USB Full-Speed device operation using its internal 96 MHz FRO trimmed to ±1% accuracy. This capability eliminates the need for an external 12 MHz crystal in USB device mode, reducing BOM cost and PCB area. The LPC55S36JHI48MP implements this via software library examples documented in Application Note AN13527.

How many ADC channels does the LPC55S36JHI48MP support, and what is their resolution and sampling rate?

The LPC55S36JHI48MP integrates four 16-bit ADCs capable of 2.0 Msamples/sec in 16-bit mode or 3.2 Msamples/sec in 12-bit mode. It supports four simultaneous conversions across two independent sequences, with up to 16 single-ended or eight differential input channels. The LPC55S36JHI48MP ADC subsystem includes internal temperature sensors and flexible trigger sources including timers and GPIO events.

What security features distinguish the LPC55S36JHI48MP from standard Cortex-M33 microcontrollers?

The LPC55S36JHI48MP integrates hardware security features beyond baseline Cortex-M33 TrustZone, including PRINCE for real-time flash encryption, PKC for ECC/RSA acceleration, PUF for silicon-unique key generation, DICE v2.0-compliant device identity composition, and tamper-detection circuitry with timestamped queue. These features are validated per TBSA specifications and enable certified secure boot, firmware updates, and runtime attestation - capabilities not present in generic M33 implementations.

What is the GPIO count and package type of the LPC55S36JHI48MP?

The LPC55S36JHI48MP is offered in the HVQFN48 package (7 × 7 × 0.85 mm) and provides 32 general-purpose I/O pins. This count reflects the subset of total available GPIOs (up to 66 in larger packages) allocated to the 48-pin variant, with full support for secure GPIO, pin interrupts (PINT), and group interrupts (GINT). The LPC55S36JHI48MP maintains identical core and security functionality across package variants.

Can the LPC55S36JHI48MP execute code directly from external QuadSPI flash?

Yes, the LPC55S36JHI48MP supports Execute-in-Place (XIP) from external Octal/QuadSPI flash via its FlexSPI interface with 8 KB cache and dynamic decryption. The LPC55S36JHI48MP implements address remapping to enable dual-image XIP operation and uses IPED to define up to four encrypted external flash regions, allowing secure boot and runtime execution of encrypted firmware without loading into internal RAM.

LPC55S36JHI48MP Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Package/Case:: 48-VFQFN Exposed Pad

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: -

Core Processor:: ARM® Cortex®-M33

Core Size:: 32-Bit Single-Core

Speed:: 150MHz

Connectivity:: CAN FD, Flexcomm, I2C, I3C, SPI, UART/USART

Peripherals:: Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT

Number of I/O:: 32

Program Memory Size:: 256KB (256K x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 128K x 8

Voltage - Supply (Vcc/Vdd):: 1.8V ~ 3.6V

Data Converters:: A/D 10x16b

Oscillator Type:: External, Internal

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount, Wettable Flank

Supplier Device Package:

LPC55S36JHI48MP FAQ

1.How can I place an order for LPC55S36JHI48MP through Aetrix?

Please submit a Request for Quotation (RFQ) for LPC55S36JHI48MP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LPC55S36JHI48MP reliable?

The price and inventory of LPC55S36JHI48MP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC55S36JHI48MP is usually 5 days.

3.What payment methods are accepted for LPC55S36JHI48MP?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC55S36JHI48MP transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LPC55S36JHI48MP?

LPC55S36JHI48MP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LPC55S36JHI48MP order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LPC55S36JHI48MP?

For technical support, including LPC55S36JHI48MP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC55S36JHI48MP requirements.

6.How does Aetrix verify that LPC55S36JHI48MP is sourced from the original manufacturer or authorized distributors?

All LPC55S36JHI48MP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC55S36JHI48MP meets industry standards.

7.What is the process for return or replacement of LPC55S36JHI48MP?

All LPC55S36JHI48MP units undergo pre-shipment inspection (PSI). If there is an issue with LPC55S36JHI48MP, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LPC55S36JHI48MP part is unused and in its original packaging.

Return procedure for LPC55S36JHI48MP:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…