NXP Semiconductors LPC55S66JEV98E
- Part No.:
- LPC55S66JEV98E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 98-VFBGA
- Datasheet:
-
LPC55S66JEV98E.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 98VFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:247
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC55S66JEV98E from NXP Semiconductors is a dual-core Arm Cortex-M33 microcontroller with TrustZone security, CASPER crypto accelerator, and PowerQuad DSP engine-designed for secure embedded control in industrial IoT gateways, smart sensors, and edge AI endpoints. It delivers 150 MHz CPU0 operation (rev 1B), 256 KB flash, 144 KB SRAM, PRINCE flash encryption, and hardware-accelerated AES-256/SHA2.
For engineers reviewing the LPC55S66JEV98E datasheet, LPC55S66JEV98E pinout, LPC55S66JEV98E application, or LPC55S66JEV98E equivalent, this page provides verified technical context, validated package mapping to VFBGA98, confirmed pin functions per IOCON register configuration, and real-world use cases requiring concurrent secure execution, cryptographic offload, and high-resolution analog acquisition at 1.0 Msamples/sec.
Technical Context
The LPC55S66JEV98E integrates two Arm Cortex-M33 cores: CPU0 (with MPU, FPU, TrustZone, ETM) for secure application execution, and CPU1 (no MPU/FPU/TrustZone) for deterministic real-time tasks. Its CASPER co-processor accelerates ECC operations, while PowerQuad handles CMSIS-DSP fixed/floating-point math via dedicated hardware paths.
Security architecture includes PRINCE for on-the-fly flash encryption, PUF-based key generation (64–4096 bits), TRNG, DICE-compliant device identity, and Secure Boot with RSA-2048/4096 signature verification against x509 certificates. Clocking supports FRO trimming to ±1% (0°C–85°C), dual crystal oscillators (16–32 MHz & 32.768 kHz), and PLL0/PLL1 for full-speed CPU operation without external high-frequency sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual Arm Cortex-M33: CPU0 (150 MHz, TrustZone, FPU, MPU) + CPU1 (150 MHz, no TrustZone/FPU) |
| Flash / SRAM | 256 KB on-chip flash with PRINCE encryption; 144 KB total SRAM (32 KB code bus + 112 KB system bus) |
| Analog ADC | 16-bit, 1.0 Msamples/sec, 10 single-ended or 5 differential channels with simultaneous conversion capability |
| Security Engines | CASPER (ECC acceleration), PowerQuad (CMSIS-DSP), AES-256/SHA2, PUF, TRNG, DICE v2.0 Level 00 |
| Serial Interfaces | Nine Flexcomm peripherals (configurable as USART/SPI/I2C/I2S), USB 2.0 FS+HS host/device with crystal-less FS mode |
| Timers & PWM | Five 32-bit general-purpose timers, SCTimer/PWM (8 inputs/10 outputs), RTC with 1 ms wake-up resolution, WWDT |
| Package | VFBGA98 (7 mm × 7 mm, 0.5 mm pitch), 98-ball fine-pitch BGA with thermal pad |
Pinout & Package
VFBGA98 package: 7 mm × 7 mm body, 0.5 mm ball pitch, exposed thermal pad, RoHS-compliant, rated for -40°C to +105°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0/ACMP0_A | GPIO / Analog Comparator Input A | Digital I/O default; comparator input when ANAMODE=1, enabling precision threshold detection |
| PIO0_5/TDI | Boot Select / JTAG Test Data In | State at reset determines boot source (flash/ISP); enables boundary scan debug access |
| FC3_SCK | Flexcomm 3 Clock | Configurable clock for SPI/I2S/USART; supports fractional baud rate generation |
| SCT0_GPI0 | SCTimer Input 0 | Hardware-routed event input for state machine or PWM capture timing |
| SD0_CMD | SD/MMC 0 Command Line | Bi-directional command interface for SDIO/SDMMC card communication with DMA support |
| USB_DP / USB_DM | USB 2.0 Differential Pair | Integrated HS/FS PHY pins supporting crystal-less full-speed device operation |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enabled dual-core isolation | Hardware-enforced separation between secure firmware (CPU0) and non-secure real-time tasks (CPU1) |
| PRINCE flash encryption | Real-time AES-128 encryption/decryption of flash reads/writes-enables secure OTA updates without software overhead |
| CASPER crypto acceleration | Hardware execution of ECC point multiplication, reducing Elliptic Curve signature time by >10× vs. software-only |
| PowerQuad DSP engine | Fixed/floating-point CMSIS-DSP function acceleration (FFT, FIR, matrix ops) with zero-cycle loop control |
| FRO clock accuracy | ±1% over 0°C–85°C (date code 2041+), eliminating need for external crystal in cost-sensitive applications |
Applications
| Industrial Sensor Node | Secure Edge Gateway |
|---|---|
Use Scenario: Battery-powered wireless sensor collecting temperature, vibration, and humidity data in factory environments. IC Role / Device Role / Timing Role: Main controller executing sensor fusion algorithms, managing BLE/Wi-Fi connectivity, and enforcing secure firmware updates. Use Value: PowerQuad accelerates FFT-based vibration analysis; PRINCE ensures encrypted sensor logs; TrustZone isolates update handler from sensor runtime. |
Use Scenario: Field-deployed gateway aggregating Modbus RTU, CAN, and Ethernet traffic for cloud telemetry. IC Role / Device Role / Timing Role: Dual-core coordinator: CPU0 runs TLS stack and secure boot; CPU1 handles real-time protocol translation and watchdog supervision. Use Value: CASPER validates ECDSA signatures on firmware images; 1.0 Msamples/sec ADC monitors power rail integrity; SCTimer synchronizes multi-protocol timestamps. |
| Smart Energy Meter | Medical Wearable Hub |
Use Scenario: UL-certified electricity meter performing revenue-grade energy measurement and tamper detection. IC Role / Device Role / Timing Role: Trusted execution environment for metrology calculations, secure key storage, and anti-tamper response logic. Use Value: PUF generates unique root keys for AES-256 encryption of consumption data; RTC alarm wakes CPU1 to verify enclosure integrity every 5 seconds. |
Use Scenario: Clinical-grade wearable hub collecting ECG, SpO₂, and motion data for remote patient monitoring. IC Role / Device Role / Timing Role: Low-power sensor aggregator with cryptographic signing of biometric payloads before transmission. Use Value: TRNG feeds DICE-compliant device identity; 16-bit ADC achieves <1 LSB INL for ECG signal fidelity; deep-sleep mode draws <2 µA with RTC wake-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core secure microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC55S69JEV98 | 640 KB flash, 320 KB SRAM, same core/peripheral set, identical VFBGA98 package | Supports larger firmware images and complex RTOS stacks; higher memory bandwidth for DSP workloads | Select when firmware size exceeds 256 KB or multi-threaded secure services require >144 KB RAM |
| RA6M5GFP | Arm Cortex-M33 (200 MHz), 1 MB flash, 384 KB SRAM, no CASPER, Renesas Secure Crypto Engine instead of PowerQuad | Lacks hardware ECC acceleration and integrated PRINCE; uses different secure boot flow (Trusted Firmware-M) | Choose for higher CPU throughput and larger memory footprint where NXP-specific crypto acceleration is not required |
Compared with LPC55S69JEV98, the LPC55S66JEV98E offers identical security features and peripheral count at lower memory cost-ideal for constrained BOMs. Versus RA6M5GFP, it delivers superior cryptographic offload for ECC and faster DSP math but trades peak frequency for tighter integration of TrustZone, PUF, and PRINCE in one silicon platform.
Availability
LPC55S66JEV98E is available at Aetrix Electronics and suitable for industrial IoT gateways, secure medical edge devices, and smart energy metering systems requiring stable component supply across extended product lifecycles.
Supply support for LPC55S66JEV98E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in Arm-based microcontrollers and trusted execution environments.
The LPC55S6x family was designed to deliver scalable, certified security (TBSA, DICE) and hardware-accelerated compute for resource-constrained edge devices-bridging the gap between performance MCUs and discrete security ICs.
FAQ
What is the maximum operating frequency of the LPC55S66JEV98E?
The LPC55S66JEV98E operates at up to 150 MHz on its primary Arm Cortex-M33 core (CPU0) when using device revision 1B, as confirmed in Table 2 of the datasheet. This frequency is achievable using internal FRO 96 MHz or PLL-synthesized clocks-no external high-frequency crystal is required. The secondary CPU1 core also runs at 150 MHz but lacks FPU and MPU. Revision 0A parts are limited to 100 MHz.
Does the LPC55S66JEV98E support crystal-less USB full-speed device operation?
Yes, the LPC55S66JEV98E supports crystal-less USB full-speed device operation using its internal FRO and software library example documented in Technical Note TN00063. This eliminates the need for an external 12 MHz crystal in USB device implementations, reducing BOM cost and PCB area-while maintaining USB compliance through precise FRO calibration.
How does the PRINCE module function in the LPC55S66JEV98E?
The PRINCE module in the LPC55S66JEV98E performs real-time AES-128 encryption of data written to flash and decryption of data read from flash-transparently handled by hardware without CPU intervention. It protects application code and assets during secure OTA updates and prevents unauthorized firmware extraction, with keys managed exclusively within the secure domain of the LPC55S66JEV98E.
What analog capabilities does the LPC55S66JEV98E provide?
The LPC55S66JEV98E integrates a 16-bit ADC with 1.0 Msamples/sec sampling rate, supporting 10 single-ended or 5 differential input channels. It enables simultaneous conversions on paired differential channels and includes an integrated temperature sensor and analog comparator with external reference support-making it suitable for precision metrology and sensor signal conditioning in industrial and medical applications.
Is the LPC55S66JEV98E pin-compatible with other LPC55S6x variants in VFBGA98 packaging?
Yes, the LPC55S66JEV98E shares identical pinout, ball assignment, and electrical characteristics with other VFBGA98-packaged LPC55S6x devices-including LPC55S69JEV98, LPC55S66JEV59, and LPC55S69JEV59-as confirmed in Tables 1 and 3 of the datasheet. This allows direct PCB reuse across memory variants while maintaining identical layout, routing, and decoupling requirements.
LPC55S66JEV98E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 98-VFBGA
- Series:
- LPC55S6x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 150MHz
- Connectivity:
- Flexcomm, I2C, MMC/SD/SDIO, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, RNG, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 144K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x16b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC55S66JEV98E FAQ
1.How can I place an order for LPC55S66JEV98E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC55S66JEV98E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC55S66JEV98E reliable?
The price and inventory of LPC55S66JEV98E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC55S66JEV98E is usually 5 days.
3.What payment methods are accepted for LPC55S66JEV98E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC55S66JEV98E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC55S66JEV98E?
LPC55S66JEV98E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC55S66JEV98E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC55S66JEV98E?
For technical support, including LPC55S66JEV98E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC55S66JEV98E requirements.
6.How does Aetrix verify that LPC55S66JEV98E is sourced from the original manufacturer or authorized distributors?
All LPC55S66JEV98E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC55S66JEV98E meets industry standards.
7.What is the process for return or replacement of LPC55S66JEV98E?
All LPC55S66JEV98E units undergo pre-shipment inspection (PSI). If there is an issue with LPC55S66JEV98E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC55S66JEV98E part is unused and in its original packaging.
Return procedure for LPC55S66JEV98E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC55S66JEV98E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

