Texas Instruments LPC661IM/NOPB
- Part No.:
- LPC661IM/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LPC661IM/NOPB.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,114
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC661IM/NOPB from Texas Instruments (formerly National Semiconductor) is a single, low-power CMOS operational amplifier designed for single-supply operation from +5 V to +15 V. It delivers rail-to-rail output swing, 3 mV input offset voltage, ultra-low 2 fA input bias current, and 55 µA supply current - enabling precision high-impedance signal conditioning in battery-powered sensor interfaces and portable instrumentation.
For engineers reviewing the LPC661IM/NOPB datasheet, LPC661IM/NOPB pinout, LPC661IM/NOPB application, or LPC661IM/NOPB equivalent, key selection criteria include its guaranteed rail-to-rail output into 5 kΩ loads, −40°C to +85°C industrial temperature range, SOIC-8 package, and compatibility with photodiode current-to-voltage conversion, long-term integrators, and low-distortion active filters.
Technical Context
The LPC661IM/NOPB employs a non-conventional topology that eliminates the traditional unity-gain buffer stage, instead routing the output directly from a compound integrator with dual feed-forward compensation (Cf and Cff). This enables rail-to-rail swing while maintaining stability into capacitive loads when paired with series output resistors and feedback capacitors.
Its input stage features ultra-high input resistance (>1 TΩ) and ground-inclusive common-mode range (−0.1 V to V+ − 2.3 V), making it suitable for direct-sensing applications where input nodes float near ground. Large-signal voltage gain reaches 1000 V/mV into 100 kΩ (sourcing) and remains >200 V/mV into 5 kΩ, supporting precision transimpedance and integrator designs without external gain boosting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | +4.75 V to +15.5 V - supports direct interface with 5 V and 12 V systems without level-shifting. |
| Input Offset Voltage | 3 mV max - enables sub-10 µV error in 100× gain configurations at room temperature. |
| Input Bias Current | 2 fA typical - allows use with >1 GΩ feedback resistors in photodiode amplifiers without significant DC error. |
| Rail-to-Rail Output | Swings within 40 mV of rails into 5 kΩ - preserves dynamic range in single-supply data acquisition front-ends. |
| Slew Rate | 0.11 V/µs - sufficient for <10 kHz small-signal bandwidth in unity-gain follower configurations. |
| Gain-Bandwidth Product | 350 kHz - sets stable closed-loop bandwidth limit for gains ≥10 with adequate phase margin. |
| Total Harmonic Distortion | 0.01% at 1 kHz - meets audio-grade linearity requirements in low-frequency signal paths. |
| Operating Temperature | −40°C to +85°C - qualified for industrial environments without derating. |
Pinout & Package
Package: 8-pin SOIC (Small Outline Integrated Circuit), JEDEC MS-012AC, body width 3.9 mm, lead pitch 1.27 mm - compatible with standard surface-mount reflow profiles and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Inverting Input (−) | Differential input node | Accepts feedback network connection; ultra-low bias current minimizes resistor-induced offset in high-Z configurations. |
| Non-Inverting Input (+) | Differential input node | Supports ground-referenced sensing; common-mode range includes 0 V, enabling direct connection to grounded sensors. |
| Output | Amplified signal source | Delivers rail-to-rail swing; requires series resistor (50–100 Ω) for stable driving of >100 pF capacitive loads. |
| V− | Negative supply terminal | Connected to ground in single-supply operation; must not exceed −0.3 V below ground per absolute maximum rating. |
| V+ | Positive supply terminal | Accepts +5 V to +15 V; internal protection limits current to ±5 mA per pin. |
| NC | No connect | Internally unused pin; must remain unconnected and unbonded per datasheet guidance. |
| NC | No connect | Second no-connect pin; electrically isolated - avoid routing traces or vias beneath this pad. |
| NC | No connect | Third no-connect pin; confirmed as unconnected in SOIC-8 variant LPC661IM/NOPB per National Semiconductor package drawing M08A. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output swing | Enables full utilization of single-supply voltage headroom - e.g., 0–5 V output with 5 V supply - critical for ADC driver stages. |
| 2 fA input bias current | Permits use of >10 GΩ feedback resistors in transimpedance amplifiers without measurable DC error accumulation over time. |
| Specified performance into 5 kΩ | Guarantees minimum 200 V/mV large-signal gain even with moderate loads - avoids gain collapse in active filter and integrator circuits. |
| Input common-mode range includes ground | Allows direct interfacing with grounded reference sensors (e.g., thermistors, RTDs) without level-shifting circuitry. |
| Low 55 µA supply current | Supports multi-year battery life in always-on sensor nodes - e.g., <1 µA average current with duty-cycled operation. |
| 0.01% THD at 1 kHz | Meets fidelity requirements for precision analog signal chains in medical instrumentation and test equipment. |
Applications
| Photodiode Current-to-Voltage Converter | Long-Term Integrator |
|---|---|
Use Scenario: Converting weak photocurrents (pA–nA) from optical sensors into measurable voltage signals under ambient lighting or low-light conditions. IC Role / Device Role / Timing Role: Transimpedance amplifier with ultra-low input bias current and ground-sensing capability to minimize dark-current errors and maximize SNR. Use Value: Enables accurate light-intensity measurement down to 10 pA input with <1 mV output error using 1 GΩ feedback resistor - validated in DS011227-15. | Use Scenario: Accumulating charge from low-leakage current sources (e.g., ion-selective electrodes, radiation detectors) over hours or days. IC Role / Device Role / Timing Role: Precision integrator core with <2 fA input bias and rail-to-rail output to maximize integration window before saturation. Use Value: Achieves <1 µV/s drift rate in 10 nF capacitor-based integrators - extends usable integration time by >10× versus bipolar op amps. |
| High-Impedance Preamplifier | Active Filter (10 Hz Bandpass) |
Use Scenario: Amplifying microvolt-level signals from pH probes, piezoelectric sensors, or electrophysiological electrodes without loading the source. IC Role / Device Role / Timing Role: Unity-gain buffer with >1 TΩ input resistance and ground-referenced input to preserve source impedance integrity. Use Value: Maintains >99.9% signal fidelity for sources with >100 MΩ impedance - prevents attenuation and phase shift in bio-signal acquisition. | Use Scenario: Extracting low-frequency physiological or seismic signals buried in noise using narrowband filtering centered at 10 Hz. IC Role / Device Role / Timing Role: Active filter section implementing second-order bandpass response with Q = 2.1 and 18.9 dB gain per DS011227-21. Use Value: Delivers stable 10 Hz center frequency with <0.5% passband ripple - verified in production-grade sensor front-ends. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-power, rail-to-rail CMOS op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLC27L1CD | Higher 100 µA supply current; 10 mV VOS; no rail-to-rail output - swings to within 1.5 V of rails. | Less suitable for single-supply precision buffering below 2 V output; acceptable for cost-sensitive general-purpose amplification. | Select only if supply current >55 µA is acceptable and rail-to-rail output is not required. |
| LPV821DRX | Lower 650 nA supply current; 150 µV VOS; rail-to-rail I/O; but only specified to 36 VDD - not rated for 15 V operation. | Better for ultra-low-power battery systems (<1 µA avg), but requires redesign for >5.5 V supplies due to absolute max rating. | Prefer for sub-5 V systems needing lower offset; avoid for 12 V industrial rails without derating analysis. |
Compared with TLC27L1CD and LPV821DRX, the LPC661IM/NOPB uniquely balances rail-to-rail output, 2 fA bias current, and 15 V operation - making it irreplaceable in high-impedance, wide-supply, single-rail sensor signal chains where all three traits are simultaneously required.
Availability
LPC661IM/NOPB is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable medical devices, and battery-powered data loggers requiring stable component supply across extended product lifecycles.
Supply support for LPC661IM/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired National Semiconductor in 2011 and maintains full technical and supply chain responsibility for legacy National analog products including the LPC661 family.
The LPC661 belongs to National's precision low-power CMOS op amp product line, engineered specifically for high-impedance, single-supply applications where ultra-low input bias current and rail-to-rail output are mandatory - such as photodiode amplifiers and long-duration integrators.
FAQ
What is the maximum capacitive load the LPC661IM/NOPB can drive stably?
The LPC661IM/NOPB may oscillate with capacitive loads >100 pF in unity-gain follower configuration. Stability is restored by adding a 50–100 Ω series resistor at the output and a 5–10 pF capacitor from inverting input to output. Verified in DS011227-4 through DS011227-6, this method supports >1 nF loads without ringing. The LPC661IM/NOPB itself does not integrate internal compensation for capacitive loading.
Does the LPC661IM/NOPB support dual-supply operation?
Yes, the LPC661IM/NOPB operates with split supplies (e.g., ±7.5 V), as confirmed in Typical Performance Characteristics and Application Circuits (DS011227-23). However, its rail-to-rail output and ground-inclusive input common-mode range are optimized for single-supply use. Dual-supply applications must observe absolute maximum ratings: differential input voltage ≤ ±supply voltage and output short-circuit limits per Note 2.
Is the LPC661IM/NOPB pin-compatible with the LPC661AIM or LPC661IN variants?
Yes - all LPC661 variants (IM, AIM, IN) share identical 8-pin SOIC (M) or DIP (N) footprints and pinouts per NS Package Numbers M08A and N08E. The LPC661IM/NOPB uses the same SOIC-8 layout as LPC661AIM, with identical pin 1 location, thermal pad absence, and NC pin assignments. No PCB changes are required when substituting between IM and AIM grades.
What is the guaranteed minimum open-loop voltage gain of the LPC661IM/NOPB?
The guaranteed minimum large-signal voltage gain is 300 V/mV into 100 kΩ (sourcing) and 120 V/mV into 100 kΩ (sinking) at V+ = 15 V, per DC Electrical Characteristics table. At V+ = 5 V and 100 kΩ load, minimum gain is 400 V/mV (sourcing) and 180 V/mV (sinking). These values ensure predictable closed-loop accuracy in precision amplifier configurations.
Can the LPC661IM/NOPB be used in a Howland current pump configuration?
Yes - the LPC661IM/NOPB's ground-inclusive input common-mode range, rail-to-rail output, and ultra-low input bias current make it suitable for Howland current pumps, as illustrated in Figure 8 (DS011227-12). Guard ring implementation is strongly recommended to preserve <2 fA bias performance; the datasheet confirms successful operation with 100 kΩ sense resistors and 10 nA output currents.
LPC661IM/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 0.11V/µs
- Gain Bandwidth Product:
- 350 kHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.002 pA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 58µA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 4.75 V
- Voltage - Supply Span (Max):
- 15.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LPC661IM/NOPB FAQ
1.How can I place an order for LPC661IM/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC661IM/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC661IM/NOPB reliable?
The price and inventory of LPC661IM/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC661IM/NOPB is usually 5 days.
3.What payment methods are accepted for LPC661IM/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC661IM/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC661IM/NOPB?
LPC661IM/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC661IM/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC661IM/NOPB?
For technical support, including LPC661IM/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC661IM/NOPB requirements.
6.How does Aetrix verify that LPC661IM/NOPB is sourced from the original manufacturer or authorized distributors?
All LPC661IM/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC661IM/NOPB meets industry standards.
7.What is the process for return or replacement of LPC661IM/NOPB?
All LPC661IM/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LPC661IM/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC661IM/NOPB part is unused and in its original packaging.
Return procedure for LPC661IM/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC661IM/NOPB Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
