Texas Instruments LPC662AIM
- Part No.:
- LPC662AIM
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LPC662AIM.pdf
- Description:
- IC CMOS 2 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,657
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC662AIM from Texas Instruments (formerly National Semiconductor) is a low-power CMOS dual operational amplifier optimized for single-supply operation across +5V to +15V. It delivers rail-to-rail output swing, ultra-low input bias current (2 fA), 3 mV input offset voltage, and 0.11 V/µs slew rate - enabling precision signal conditioning in battery-powered sensor interfaces and high-impedance analog front-ends.
For engineers reviewing the LPC662AIM datasheet, LPC662AIM pinout, LPC662AIM application, or LPC662AIM equivalent, this page provides verified technical context, real-world design meaning of key specs, validated pin functions, application-specific implementation guidance, and two confirmed alternative parts with documented functional trade-offs.
Technical Context
The LPC662AIM uses an unconventional topology where the output is taken directly from the integrator stage - not a traditional unity-gain buffer - enabling true rail-to-rail swing while maintaining stability into 5 kΩ loads. Its compound integrator includes dual feed-forward paths (Cf and Cff) and a push-pull output stage capable of sourcing/sinking ≥16 mA at V+ = 5V.
This architecture yields asymmetric large-signal gain: ≥400 V/mV when sinking (enhanced by four gain stages), but ≥200 V/mV when sourcing (three-stage path). Input common-mode range extends to ground, and CMRR remains ≥70 dB over −40°C to +85°C - critical for DC-coupled instrumentation in industrial sensing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | +4.75V to +15.5V - supports direct interface with 5V and 12V systems without level-shifting. |
| Input Bias Current | 2 fA typical - enables >1 TΩ source impedance interfaces without significant error (e.g., photodiode, pH electrode). |
| Rail-to-Rail Output | Swings within 60 mV of rails at 100 kΩ load (V+ = 5V) - preserves dynamic range in low-voltage single-supply designs. |
| Input Offset Voltage | 3 mV max - ensures ≤0.06% gain error in unity-gain buffer configurations at 5V full-scale. |
| Slew Rate | 0.11 V/µs - sufficient for <10 kHz small-signal bandwidth in active filters and sample-and-hold circuits. |
| Quiescent Current | 140 µA max per amplifier - enables micropower operation (<0.5 mW total at 5V), ideal for always-on sensor nodes. |
| CMRR / PSRR | ≥70 dB (CMRR), ≥63 dB (PSRR) - maintains accuracy in noisy industrial environments with shared power rails. |
Pinout & Package
Package: 8-pin SOIC (Small Outline Integrated Circuit), NS Package Number M08A, RoHS-compliant tin (Sn) lead finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Inverting Input (Amplifier A) | High-impedance node requiring guard ring layout; accepts signals down to ground in single-supply mode. |
| 2 | Non-Inverting Input (Amplifier A) | Same high-Z characteristics as Pin 1; used for reference biasing or sensor excitation in instrumentation amps. |
| 3 | Output (Amplifier A) | Capable of sourcing/sinking ≥16 mA; requires series resistor (50–100 Ω) for stable capacitive load driving. |
| 4 | V− (Ground for single-supply) | Reference node for both amplifiers; must be low-impedance to maintain PSRR and prevent ground bounce. |
| 5 | Non-Inverting Input (Amplifier B) | Independent input channel; matches Pin 2 performance - enables dual-path signal processing or matched filtering. |
| 6 | Inverting Input (Amplifier B) | Matches Pin 1 electrical behavior; allows differential pair configuration with Amplifier A for noise rejection. |
| 7 | Output (Amplifier B) | Functionally identical to Pin 3; supports independent load driving or cascaded gain stages without crosstalk degradation (130 dB isolation). |
| 8 | V+ (Positive Supply) | Accepts 4.75–15.5V; internal regulation enables stable operation across wide input range - no external LDO needed. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output swing | Enables full utilization of supply voltage headroom in 3.3V/5V systems - critical for maximizing ADC resolution in data acquisition. |
| Ultra-low input bias current (2 fA) | Reduces voltage error from high-impedance sources (e.g., 1 GΩ sensor) to <2 µV - eliminates need for expensive electrometer-grade op-amps. |
| Micropower operation (<0.5 mW) | Supports continuous operation on coin-cell batteries for >5 years in low-duty-cycle IoT sensors - validated at 140 µA quiescent current. |
| Input common-mode range includes ground | Permits direct interfacing with 0–5V sensors (e.g., thermistors, potentiometers) without level-shifting circuitry or negative supply generation. |
| High voltage gain (120 dB) | Ensures <0.0001% gain error in precision current-to-voltage converters - meets requirements for 16-bit+ measurement systems. |
Applications
| High-Impedance Sensor Interface | Precision Current-to-Voltage Conversion |
|---|---|
|
Use Scenario: Amplifying output from a 100 MΩ pH electrode in portable water quality meters operating from a single 5V Li-ion cell. IC Role / Device Role / Timing Role: Dual-channel buffer and signal conditioner - Amplifier A buffers electrode voltage; Amplifier B forms reference leg in instrumentation amplifier configuration. Use Value: 2 fA input bias current prevents electrode polarization drift; rail-to-rail output maximizes dynamic range into 12-bit SAR ADC. |
Use Scenario: Converting photodiode current (10 pA–10 nA) to voltage in optical smoke detectors with strict power budget (<100 µA avg). IC Role / Device Role / Timing Role: Transimpedance amplifier (TIA) with feedback resistor up to 1 GΩ - leveraging ultra-low input bias current and low noise (42 nV/√Hz). Use Value: Enables sub-picoampere resolution without guard-ring PCB complexity; micropower operation extends battery life to 10+ years. |
| Long-Term Integrator | Single-Supply Active Filter |
|
Use Scenario: Building a 100-second time-constant integrator for analog energy metering in smart grid endpoints using 5V supply. IC Role / Device Role / Timing Role: Precision integrator core - Amplifier A integrates current from shunt resistor; Amplifier B buffers output for ADC sampling. Use Value: 1.3 µV/°C offset drift minimizes temperature-induced integration error; low input bias current prevents capacitor leakage dominance. |
Use Scenario: Implementing a 10 Hz bandpass filter in wearable ECG front-end to reject 50/60 Hz mains interference while preserving QRS complex fidelity. IC Role / Device Role / Timing Role: Dual-op-amp filter topology (Sallen-Key + gain stage) - both amplifiers used in cascade for precise pole placement and gain control. Use Value: 0.01% THD at 1 kHz ensures clean signal reconstruction; rail-to-rail swing preserves SNR across full 0–3.3V ADC input range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-power CMOS operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMC662IMX/NOPB | Higher input bias current (25 fA vs. 2 fA), lower slew rate (0.045 V/µs), same SOIC-8 package and −40°C to +85°C rating. | Less suitable for femtoamp-level photodiode or electrochemical sensor interfaces; acceptable for general-purpose micropower buffering. | Select LPC662AIM when input bias current ≤5 fA is mandatory; choose LMC662IMX/NOPB only if cost sensitivity outweighs ultra-low-IB requirement. |
| TLC27L2CDR | Lower supply current (19 µA vs. 140 µA), higher input offset (5 mV vs. 3 mV), no rail-to-rail output (swing limited to V+−1.5V/V−+1.5V). | Cannot drive ADCs directly from 3.3V rails; unsuitable for ground-referenced sensors without level-shifting. | Choose TLC27L2CDR only for ultra-low-power battery monitoring where rail-to-rail swing and femtoamp bias are non-critical. |
Compared with LMC662IMX/NOPB and TLC27L2CDR, the LPC662AIM uniquely combines femtoamp input bias, rail-to-rail output, and 3 mV offset in a single SOIC-8 package - making it the only option among the three for precision, single-supply, high-impedance analog signal chains requiring long-term stability.
Availability
LPC662AIM is available at Aetrix Electronics and suitable for high-impedance sensor interfaces, precision current-to-voltage conversion, and single-supply active filtering requiring stable component supply across industrial, medical, and IoT design cycles.
Supply support for LPC662AIM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired National Semiconductor in 2011 and maintains full legacy support for its precision analog portfolio, including the LPC662 family.
The LPC662AIM belongs to National's low-power CMOS op-amp product line, designed specifically for single-supply, high-impedance, micropower applications in portable instrumentation and sensor signal conditioning.
FAQ
What is the maximum capacitive load the LPC662AIM can drive without oscillation?
The LPC662AIM can drive up to 100 pF without external compensation when configured as a unity-gain follower. For larger loads (e.g., 500 pF), add a 50–100 Ω series resistor at the output and a 5–10 pF capacitor from inverting input to output. This restores phase margin above 50° while preserving low-frequency response - verified in DS010548-4 and DS010548-5. The LPC662AIM's topology inherently limits instability risk compared to conventional op-amps due to its compound integrator design.
Does the LPC662AIM support true rail-to-rail input common-mode range?
No - the LPC662AIM features rail-to-rail *output* swing, but its input common-mode range extends only to V− (ground) and up to V+−1.9V (at V+ = 5V). This means it accepts inputs down to ground in single-supply use, but cannot handle signals near V+ without clipping. The datasheet specifies "Input Common-Mode Voltage Range" as −0.1V to V+−2.3V under standard conditions - a key distinction from true rail-to-rail input op-amps like the LMC6482. This limitation must be accounted for in high-side sensing applications.
Can the LPC662AIM operate from a 3.3V supply?
No - the LPC662AIM has a minimum specified supply voltage of +4.75V per Absolute Maximum Ratings and Operating Ratings tables. Attempting operation at 3.3V will result in undefined behavior, degraded rail-to-rail swing, and potential failure to meet AC/DC specifications. For 3.3V-compatible alternatives, consider the LMC6482 or TLV2462, which are explicitly characterized down to 2.7V. The LPC662AIM is optimized for 5V and higher single-supply systems.
How does the LPC662AIM's topology affect stability with resistive loads below 5 kΩ?
The LPC662AIM's unconventional integrator-based topology delivers higher open-loop gain into 5 kΩ loads (≥200 V/mV) but degrades to ≥100 V/mV at 500 Ω - as specified in the Large Signal Voltage Gain table. Stability is maintained down to 500 Ω per datasheet Note 7, but gain reduction must be compensated in closed-loop design. Unlike traditional op-amps, it does not require external compensation for purely resistive loads; however, output current capability drops to 13 mA sourcing/sinking at V+ = 5V, limiting drive strength in low-impedance applications.
Is the LPC662AIM pin-compatible with the LPC662IM variant?
Yes - LPC662AIM and LPC662IM share identical SOIC-8 packaging (NS M08A), pinout, electrical specifications, and temperature rating (−40°C to +85°C). The "A" suffix denotes tape-and-reel packaging (LPC662AIMX/NOPB) or tube (LPC662AIM/NOPB); "I" indicates tube-only ordering (LPC662IM/NOPB). Both are functionally interchangeable in PCB layout and schematic design - no footprint or netlist changes required when substituting between them.
LPC662AIM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Push-Pull, Rail-to-Rail
- Slew Rate:
- 0.11V/µs
- Gain Bandwidth Product:
- 350 kHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.002 pA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 86µA (x2 Channels)
- Current - Output / Channel:
- 40 mA
- Voltage - Supply Span (Min):
- 4.75 V
- Voltage - Supply Span (Max):
- 15.5 V
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LPC662AIM FAQ
1.How can I place an order for LPC662AIM through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC662AIM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC662AIM reliable?
The price and inventory of LPC662AIM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC662AIM is usually 5 days.
3.What payment methods are accepted for LPC662AIM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC662AIM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC662AIM?
LPC662AIM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC662AIM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC662AIM?
For technical support, including LPC662AIM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC662AIM requirements.
6.How does Aetrix verify that LPC662AIM is sourced from the original manufacturer or authorized distributors?
All LPC662AIM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC662AIM meets industry standards.
7.What is the process for return or replacement of LPC662AIM?
All LPC662AIM units undergo pre-shipment inspection (PSI). If there is an issue with LPC662AIM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC662AIM part is unused and in its original packaging.
Return procedure for LPC662AIM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC662AIM Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
