Texas Instruments LPC662IM/NOPB
- Part No.:
- LPC662IM/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LPC662IM/NOPB.pdf
- Description:
- IC CMOS 2 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,435
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC662IM/NOPB from Texas Instruments (formerly National Semiconductor) is a low-power CMOS dual operational amplifier designed for single-supply precision analog signal conditioning. It delivers rail-to-rail output swing, ultra-low input bias current (2 fA), 3 mV input offset voltage, and operates from +4.75 V to +15.5 V - enabling high-impedance sensor interfacing in battery-powered instrumentation and portable medical devices.
For engineers reviewing the LPC662IM/NOPB datasheet, LPC662IM/NOPB pinout, LPC662IM/NOPB application, or LPC662IM/NOPB equivalent, this page provides verified electrical specifications, SOIC-8 package details, real-world use cases including photodiode current-to-voltage conversion and long-term integrators, and two validated alternative op-amps with documented functional trade-offs.
Technical Context
The LPC662IM/NOPB uses a compound integrator-based output stage-bypassing the traditional unity-gain buffer-to achieve rail-to-rail swing while maintaining stability into 5 kΩ loads. Its architecture embeds dual feed-forward paths (Cf and Cff) and a push-pull output stage, delivering distinct sourcing/sinking gain behavior: ≥1000 V/mV (sourcing, RL = 100 kΩ) and ≥500 V/mV (sinking, same load).
It features an input common-mode range extending to ground (−0.1 V min at V+ = 5 V), CMRR ≥63 dB (typ. 83 dB), PSRR ≥68 dB, and ultra-low 1.3 µV/°C offset drift - all specified across −40°C to +85°C for industrial operation. Input referred voltage noise is 42 nV/√Hz at 1 kHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | +4.75 V to +15.5 V - supports direct interface with 5 V and 12 V systems without level-shifting. |
| Input Bias Current | 2 fA typical - enables picoampere-level current sensing in photodiode and ion-selective electrode circuits. |
| Input Offset Voltage | 3 mV max - ensures ≤0.06% error in 5 V full-scale precision current-to-voltage conversion. |
| Rail-to-Rail Output | Swings within 60 mV of rails (V+ = 5 V, RL = 100 kΩ) - maximizes dynamic range in single-supply data acquisition. |
| Slew Rate | 0.11 V/µs - sufficient for <10 kHz small-signal amplification with <1% distortion (0.01% THD @ 1 kHz). |
| Quiescent Current | 140 µA max per amplifier - enables micropower operation; total <280 µA for dual channel at 5 V. |
| Gain-Bandwidth Product | 0.35 MHz - sets usable closed-loop bandwidth to ~35 kHz at unity gain, suitable for anti-aliasing and active filtering. |
Pinout & Package
Package: 8-pin SOIC (Small Outline Integrated Circuit), JEDEC MS-012 (Package Drawing D), RoHS-compliant, Sn lead finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Inverting Input (–) | Differential input node | Accepts signal referenced to ground; common-mode range includes 0 V - enables true single-supply transimpedance amplifier design. |
| Non-Inverting Input (+) | Differential input node | High-impedance node (RIN >1 TΩ); guard ring layout required to preserve 2 fA bias current performance. |
| Output A | Amplifier A output | Rail-to-rail capable; drives ≥16 mA sink/source into 5 kΩ - supports active filter and peak detector loads. |
| V– (Ground) | Negative supply terminal | Connected to system ground in single-supply mode; input common-mode extends to this pin. |
| V+ (Supply) | Positive supply terminal | Accepts 4.75–15.5 V; internal regulation ensures stable biasing across voltage range. |
| Output B | Amplifier B output | Independent channel; identical specs to Output A - enables dual-path signal conditioning (e.g., differential pair + reference buffer). |
| Non-Inverting Input B (+) | Differential input node | Electrically isolated from Channel A inputs; crosstalk rejection >130 dB prevents inter-channel interference. |
| Inverting Input B (–) | Differential input node | Matches Channel A performance; allows matched dual configurations like instrumentation amplifiers or dual integrators. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output swing | Delivers full 4.94 V output at V+ = 5 V into 100 kΩ - preserves signal headroom in low-voltage microcontroller ADC interfaces. |
| Micropower operation | 140 µA max supply current per amplifier - enables multi-year battery life in portable gas sensors and wearable biosensors. |
| Ultra-low input bias current | 2 fA typical - reduces leakage-induced offset in high-Z pH probe and capacitive touch preamplifiers by >100× vs bipolar op-amps. |
| Input common-mode includes ground | Operates with inputs at 0 V - eliminates need for negative supply in single-ended sensor front-ends (e.g., thermocouple cold-junction compensation). |
| Specified for 5 kΩ and 100 kΩ loads | Guarantees 1000 V/mV large-signal gain into 100 kΩ and ≥200 V/mV into 5 kΩ - supports both high-Z buffers and moderate-drive active filters. |
Applications
| Photodiode Current-to-Voltage Converter | Long-Term Integrator |
|---|---|
|
Use Scenario: Converting weak photocurrent (pA–nA) from silicon photodiodes into measurable voltage for optical smoke detectors. IC Role / Device Role / Timing Role: Transimpedance amplifier with ultra-low bias current preserving signal integrity; rail-to-rail output maximizes ADC utilization. Use Value: 2 fA input bias current minimizes dark-current-induced offset; 3 mV VOS ensures <0.06% full-scale error at 5 V output. |
Use Scenario: Accumulating charge over hours/days in radiation dosimeters or electrochemical sensors. IC Role / Device Role / Timing Role: Precision integrator using low-drift, low-bias-current topology; input common-mode to ground simplifies feedback capacitor grounding. Use Value: 1.3 µV/°C offset drift limits integration error to <1 mV/hour at 25°C ambient; 1000 V/mV gain ensures stable pole placement. |
| High-Impedance Preamplifier | Active Filter (10 Hz Bandpass) |
|
Use Scenario: Amplifying mV-level signals from piezoelectric accelerometers or electret microphones without loading. IC Role / Device Role / Timing Role: Non-inverting buffer with >1 TΩ input resistance; rail-to-rail swing avoids clipping on low-voltage supplies. Use Value: Input resistance >1 TΩ prevents signal attenuation; 0.01% THD at 1 kHz maintains audio fidelity in battery-powered recorders. |
Use Scenario: Filtering 10 Hz biopotential signals (e.g., ECG baseline wander) in portable patient monitors. IC Role / Device Role / Timing Role: Dual-op-amp second-order bandpass topology; matched channels ensure consistent Q and center frequency. Use Value: 0.35 MHz GBW supports precise 10 Hz tuning (Q = 2.1); low noise (42 nV/√Hz) preserves SNR in microvolt-level bio-signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-power, rail-to-rail dual operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV2462IDR | Higher supply current (600 µA/ch), higher VOS (2 mV typ), but 2.5 V min supply - better for ultra-low-voltage (2.7 V) systems. | Not suitable for <5 V single-supply precision current sensing due to 10 pA bias current (5000× higher than LPC662IM/NOPB). | Select when operating below 4.75 V or requiring faster slew rate (0.5 V/µs); avoid where femtoampere bias current is critical. |
| LMV722MMX/NOPB | Lower quiescent current (120 µA/ch), but only 1.8 V min supply and 50 pA bias current - trades ultra-low IB for wider voltage range. | Acceptable for general-purpose buffering but not for photodiode or ion-sensor front-ends demanding sub-pA leakage. | Prefer for cost-sensitive, non-precision applications; reject for high-Z sensor interfaces where 2 fA bias current is mandatory. |
Compared with TLV2462IDR and LMV722MMX/NOPB, the LPC662IM/NOPB uniquely combines femtoampere input bias current, rail-to-rail output, and guaranteed 5 kΩ drive capability - making it irreplaceable in ultra-high-impedance, single-supply measurement systems where leakage and offset errors must be minimized.
Availability
LPC662IM/NOPB is available at Aetrix Electronics and suitable for precision sensor signal conditioning, portable medical instrumentation, and low-power industrial data loggers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC662IM/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired National Semiconductor in 2011 and maintains its legacy precision analog portfolio. TI is a global semiconductor leader with decades of expertise in high-performance op-amps and data converters.
The LPC662IM/NOPB belongs to National's legacy micropower CMOS op-amp family, engineered specifically for single-supply, high-impedance analog front-ends in instrumentation, medical, and environmental monitoring systems.
FAQ
What is the maximum operating supply voltage for the LPC662IM/NOPB?
The LPC662IM/NOPB has an absolute maximum supply voltage of 16 V (V+ − V−), with a recommended operating range of +4.75 V to +15.5 V. Exceeding 15.5 V risks violating guaranteed specifications; operation at 15 V is fully characterized and supported across the −40°C to +85°C temperature range. The LPC662IM/NOPB datasheet confirms rail-to-rail output swing remains functional up to 15 V with 100 kΩ load.
Does the LPC662IM/NOPB support true single-supply operation with inputs at ground?
Yes, the LPC662IM/NOPB supports true single-supply operation: its input common-mode voltage range extends to V− (ground) and up to V+ − 2.3 V. At V+ = 5 V, inputs can operate from −0.1 V to +2.7 V - enabling direct connection of grounded sensors (e.g., thermistors, pH electrodes) without level-shifting circuitry. This is explicitly guaranteed in the DC Electrical Characteristics table for all variants including LPC662IM/NOPB.
What is the typical input bias current of the LPC662IM/NOPB, and why does it matter?
The LPC662IM/NOPB has a typical input bias current of 2 fA (0.002 pA), with a maximum of 100 pA across temperature. This ultra-low value is critical for high-impedance applications: in a photodiode transimpedance amplifier with a 1 GΩ feedback resistor, 2 fA bias current contributes only 2 mV offset - versus >200 mV for standard bipolar op-amps. The LPC662IM/NOPB datasheet specifies this parameter under "DC Electrical Characteristics" with test conditions confirming validity at 25°C and temperature extremes.
Can the LPC662IM/NOPB drive a 5 kΩ load while maintaining rail-to-rail output swing?
Yes, the LPC662IM/NOPB is explicitly specified for 5 kΩ loads: at V+ = 5 V, it guarantees a minimum output swing of 4.75 V (high) and 0.04 V (low) into 5 kΩ - achieving >95% rail-to-rail performance. The "DC Electrical Characteristics" table shows these values under "Output Swing" with RL = 5 kΩ to V+/2. This capability enables direct interfacing with moderate-impedance filters and ADC reference buffers without external gain stages.
Is the LPC662IM/NOPB pin-compatible with other dual op-amps in SOIC-8 packages?
No, the LPC662IM/NOPB is not pin-compatible with generic dual op-amps (e.g., LM358, TL072) - its pinout follows National Semiconductor's standard dual-amplifier configuration: Pins 1/7 are outputs, Pins 2/6 are inverting inputs, Pins 3/5 are non-inverting inputs, and Pins 4/8 are supplies. While physically fitting SOIC-8 footprints, substituting without verifying pin mapping risks incorrect connections. The LPC662IM/NOPB connection diagram (DS010548-1) confirms this layout.
LPC662IM/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Push-Pull, Rail-to-Rail
- Slew Rate:
- 0.11V/µs
- Gain Bandwidth Product:
- 350 kHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.002 pA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 86µA (x2 Channels)
- Current - Output / Channel:
- 40 mA
- Voltage - Supply Span (Min):
- 4.75 V
- Voltage - Supply Span (Max):
- 15.5 V
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LPC662IM/NOPB FAQ
1.How can I place an order for LPC662IM/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC662IM/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC662IM/NOPB reliable?
The price and inventory of LPC662IM/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC662IM/NOPB is usually 5 days.
3.What payment methods are accepted for LPC662IM/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC662IM/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC662IM/NOPB?
LPC662IM/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC662IM/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC662IM/NOPB?
For technical support, including LPC662IM/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC662IM/NOPB requirements.
6.How does Aetrix verify that LPC662IM/NOPB is sourced from the original manufacturer or authorized distributors?
All LPC662IM/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC662IM/NOPB meets industry standards.
7.What is the process for return or replacement of LPC662IM/NOPB?
All LPC662IM/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LPC662IM/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC662IM/NOPB part is unused and in its original packaging.
Return procedure for LPC662IM/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC662IM/NOPB Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
