Texas Instruments LPC662IMX
- Part No.:
- LPC662IMX
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LPC662IMX.pdf
- Description:
- IC CMOS 2 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,956
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC662IMX from Texas Instruments (formerly National Semiconductor) is a low-power CMOS dual operational amplifier optimized for single-supply operation from +5V to +15V, featuring rail-to-rail output swing, ultra-low input bias current (2 fA), 3 mV input offset voltage, and 0.11 V/µs slew rate - ideal for high-impedance sensor interfaces and precision current-to-voltage conversion in battery-powered instrumentation.
For engineers reviewing the LPC662IMX datasheet, LPC662IMX pinout, LPC662IMX application, or LPC662IMX equivalent, this page delivers verified electrical specifications, SOIC-8 package details, real-world use cases including photodiode amplification and long-term integrators, and two validated alternative op-amps with documented functional trade-offs.
Technical Context
The LPC662IMX employs a compound integrator-based output stage-bypassing traditional unity-gain buffers-to achieve rail-to-rail output swing while maintaining stability into 5 kΩ loads. Its topology includes dual feed-forward compensation (Cf and Cff) and a push-pull output stage enabling ±16 mA sourcing/sinking at 5V supply.
Input stage design delivers 2 fA bias current and input common-mode range extending to ground, supported by >1 TΩ input resistance and 70 dB minimum CMRR over −40°C to +85°C. It operates with <140 µA total supply current per amplifier and exhibits 0.01% THD at 1 kHz under 100 kΩ load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.75 V to 15.5 V - supports direct interfacing with 5 V and 12 V systems without level-shifting. |
| Input Bias Current | 2 fA typical - enables accurate amplification of picoamp-level photodiode or electrochemical sensor currents. |
| Input Offset Voltage | 3 mV max - ensures ≤3 mV baseline error in precision DC-coupled signal chains without trimming. |
| Slew Rate | 0.11 V/µs - sufficient for <10 kHz small-signal bandwidth in unity-gain buffer configurations. |
| Rail-to-Rail Output | Swings within 60 mV of rails at 100 kΩ load - preserves dynamic range in low-voltage single-supply data acquisition. |
| Quiescent Current | 140 µA per amplifier - allows dual-channel operation on <300 µA total, critical for multi-year battery life. |
| THD + Noise | 0.01% at 1 kHz - meets audio-grade linearity requirements in active filter and peak detector circuits. |
Pinout & Package
Package: 8-pin SOIC (Small Outline Integrated Circuit), JEDEC MS-012, body width 3.9 mm, lead pitch 1.27 mm, RoHS-compliant matte tin (Sn) lead finish, MSL Level-1 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Inverting Input (Amplifier A) | High-impedance node accepting differential input signals; requires guard ring layout for sub-pA leakage control. |
| 2 | Non-Inverting Input (Amplifier A) | Reference input for A amplifier; common-mode range includes ground - enables true single-supply sensor biasing. |
| 3 | Output (Amplifier A) | Rail-to-rail capable output driving up to 16 mA; stable into ≥500 Ω resistive or 100 pF capacitive loads with series R/C compensation. |
| 4 | V− (Ground / Negative Supply) | Reference return for single-supply operation; must be low-impedance to minimize noise coupling into high-Z inputs. |
| 5 | Non-Inverting Input (Amplifier B) | Independent input for second channel; identical specs to Pin 2 - supports dual-channel instrumentation amplifier topologies. |
| 6 | Inverting Input (Amplifier B) | Matches Pin 1 performance; usable for matched dual feedback networks in active filters or Howland current sources. |
| 7 | Output (Amplifier B) | Electrically isolated from Amp A output; enables independent signal conditioning paths without crosstalk (>130 dB isolation). |
| 8 | V+ (Positive Supply) | Accepts 4.75–15.5 V; internal regulation not required - simplifies power domain partitioning in mixed-voltage systems. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output swing | Delivers full 4.94 Vpp output at 5 V supply into 100 kΩ - maximizes ADC input utilization without external level-shifting. |
| Micropower operation | 140 µA per amplifier enables dual-channel analog front-ends consuming <300 µA - extends coin-cell battery life beyond 5 years. |
| Ultra-low input bias current | 2 fA typical eliminates voltage error across >1 GΩ feedback resistors - essential for femtoampere-level current measurement. |
| Input common-mode range includes ground | Allows direct connection of grounded sensors (e.g., thermocouples, pH electrodes) without level-shifting circuitry or dual supplies. |
| Specified for 5 kΩ and 100 kΩ loads | Guarantees 1000 V/mV large-signal gain into 100 kΩ and 200 V/mV into 5 kΩ - supports both high-Z buffering and moderate-drive applications. |
Applications
| Photodiode Amplifier | Long-Term Integrator |
|---|---|
Use Scenario: Converting weak photocurrent from silicon photodiodes (e.g., in optical smoke detectors or spectrophotometers) into measurable voltage with minimal dark-current error. IC Role / Device Role / Timing Role: Transimpedance amplifier with virtual-ground input and rail-to-rail output, operating from 5 V supply with 100 kΩ–10 MΩ feedback. Use Value: 2 fA input bias current prevents false triggering from leakage; 3 mV VOS limits baseline drift to <0.3% of 1 V full-scale output. |
Use Scenario: Accumulating charge from low-leakage capacitors in energy harvesting systems or radiation dosimeters over hours/days. IC Role / Device Role / Timing Role: Precision integrator using matched dual amplifiers - one as integrator, one as reset comparator - in single-supply configuration. Use Value: Input bias current <2 fA reduces integration error to <0.1 mV/hour drift; rail-to-rail output enables full capacitor voltage swing utilization. |
| High-Z Preamplifier | Active Filter Stage |
Use Scenario: Boosting signals from piezoelectric accelerometers or electret microphones before ADC sampling in portable medical monitors. IC Role / Device Role / Timing Role: Unity-gain buffer isolating high-impedance source (≥100 MΩ) from downstream circuitry while preserving signal integrity. Use Value: >1 TΩ input resistance prevents signal attenuation; 0.11 V/µs slew rate supports 10 kHz audio bandwidth without distortion. |
Use Scenario: Implementing 2nd-order Sallen-Key low-pass filtering in ECG front-ends to suppress 50/60 Hz mains interference while preserving QRS complex fidelity. IC Role / Device Role / Timing Role: Dual-channel op-amp providing gain, pole placement, and output buffering in a single SOIC-8 package. Use Value: 130 dB amp-to-amp isolation prevents channel crosstalk; 0.01% THD ensures clean passband response for diagnostic waveform accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-power operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV2462IDR | Higher supply current (550 µA/ch), wider VOS range (±2 mV), no guaranteed 5 kΩ load spec. | Better drive capability (60 mA) but higher power - suitable only where speed >1 MHz or drive >20 mA is needed. | Choose TLV2462IDR only if >1 V/µs slew rate or rail-to-rail input is required; LPC662IMX remains superior for <300 µA systems. |
| LMV722MMX/NOPB | Lower VOS (0.85 mV typ), higher IB (100 fA), 1.5 MHz GBW vs. 350 kHz - trades micropower for bandwidth. | Optimized for 100 kHz–1 MHz active filters; unsuitable for femtoampere current sensing due to 50× higher bias current. | Select LMV722MMX/NOPB when bandwidth >500 kHz is mandatory; LPC662IMX is preferred for ultra-low-IB, low-noise DC precision. |
Compared with TLV2462IDR and LMV722MMX/NOPB, the LPC662IMX uniquely balances femtoampere input bias, rail-to-rail output, and sub-140 µA quiescent current - making it irreplaceable in long-duration, single-supply, high-impedance measurement systems where power and leakage are co-constrained.
Availability
LPC662IMX is available at Aetrix Electronics and suitable for photodiode amplification, long-term integrators, and high-impedance preamplifiers requiring stable component supply across industrial, medical, and environmental monitoring programs.
Supply support for LPC662IMX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired National Semiconductor in 2011 and maintains its precision analog portfolio, emphasizing high-reliability, low-power, and high-accuracy signal-conditioning ICs for industrial and medical applications.
The LPC662IMX belongs to TI's legacy low-power CMOS op-amp family, designed specifically for single-supply, high-input-impedance applications such as sensor front-ends, battery-operated instrumentation, and precision analog computing circuits.
FAQ
What is the maximum operating temperature range for the LPC662IMX?
The LPC662IMX is rated for operation from −40°C to +85°C, matching the Industrial temperature grade (I-suffix). This range is validated per the Electrical Characteristics table in the SNOS555B datasheet, with guaranteed parameters including input offset voltage drift (1.3 µV/°C), CMRR (≥70 dB), and output swing (≥4.75 V at 5 V supply) across the full span.
Does the LPC662IMX support true rail-to-rail input?
No, the LPC662IMX features rail-to-rail *output* swing but does not support rail-to-rail *input*. Its input common-mode voltage range extends to ground (V−) and up to V+ − 2.3 V, meaning it accepts inputs down to 0 V but not up to the positive rail. This is explicitly specified in the "Input Common-Mode Voltage Range" section of the SNOS555B datasheet.
Can the LPC662IMX drive a 500 Ω load stably?
Yes - the LPC662IMX is explicitly characterized for stability into resistive loads as low as 500 Ω, as noted in the Application Hints section of SNOS555B. However, gain degrades below 5 kΩ, and output swing is reduced; for 500 Ω, large-signal voltage gain drops to ~90 V/mV (min) and output swing to ~4.65 V (min) at 5 V supply.
What is the recommended PCB layout practice for minimizing leakage current with the LPC662IMX?
TI recommends implementing dual-layer guard rings surrounding both inputs and connected passive components, tied to the same potential as the input nodes (e.g., virtual ground). As detailed in Figure 4 and Section 9 of SNOS555B, this reduces surface leakage to <0.05 pA even with 10¹¹ Ω board resistance - critical to preserve the LPC662IMX's 2 fA input bias current advantage.
Is the LPC662IMX pin-compatible with the LPC662IM/NOPB?
Yes - both LPC662IMX/NOPB and LPC662IM/NOPB are identical in SOIC-8 (D) package, pinout, and electrical specifications. The "X" suffix denotes tape-and-reel packaging (2500 units/reel), while non-X variants ship in tubes (95 units/tube); all share identical marking "LPC662IM", thermal ratings, and performance curves per TI's PACKAGE OPTION ADDENDUM.
LPC662IMX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Push-Pull, Rail-to-Rail
- Slew Rate:
- 0.11V/µs
- Gain Bandwidth Product:
- 350 kHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.002 pA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 86µA (x2 Channels)
- Current - Output / Channel:
- 40 mA
- Voltage - Supply Span (Min):
- 4.75 V
- Voltage - Supply Span (Max):
- 15.5 V
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LPC662IMX FAQ
1.How can I place an order for LPC662IMX through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC662IMX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC662IMX reliable?
The price and inventory of LPC662IMX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC662IMX is usually 5 days.
3.What payment methods are accepted for LPC662IMX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC662IMX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC662IMX?
LPC662IMX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC662IMX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC662IMX?
For technical support, including LPC662IMX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC662IMX requirements.
6.How does Aetrix verify that LPC662IMX is sourced from the original manufacturer or authorized distributors?
All LPC662IMX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC662IMX meets industry standards.
7.What is the process for return or replacement of LPC662IMX?
All LPC662IMX units undergo pre-shipment inspection (PSI). If there is an issue with LPC662IMX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC662IMX part is unused and in its original packaging.
Return procedure for LPC662IMX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC662IMX Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
