NXP Semiconductors LPC802M001JDH16FP
- Part No.:
- LPC802M001JDH16FP
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LPC802M001JDH16FP.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,284
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC802M001JDH16FP from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 15 MHz, featuring 16 KB flash, 2 KB SRAM, a 12-bit ADC with 12-channel input, an analog comparator, and two USARTs. It delivers low-power embedded control for sensor gateways and portable devices in TSSOP16 packaging.
For engineers reviewing the LPC802M001JDH16FP datasheet, LPC802M001JDH16FP pinout, LPC802M001JDH16FP application, or LPC802M001JDH16FP equivalent, this page provides verified technical context, validated pin functions, confirmed power/performance specs, and real-world use-case mapping - all specific to the TSSOP16 single-supply variant with 13 GPIOs and no dual I/O power support.
Technical Context
The LPC802M001JDH16FP integrates an ARM Cortex-M0+ core (r0p1) with single-cycle I/O, NVIC, and Serial Wire Debug (SWD), running at ≤15 MHz using the internal 9/12/15 MHz Free Running Oscillator (FRO) trimmed to ±1% over 0–70 °C. Its AHB multilayer matrix enables concurrent peripheral access without bus contention.
Peripheral routing is managed by a programmable switch matrix that assigns movable functions-including USART, SPI, I2C, timer match/capture, and comparator output-to any non-power/non-ground GPIO pin. Fixed functions include SWDIO/SWCLK on PIO0_2/PIO0_3, RESET on PIO0_5, and ADC inputs across 12 pins (ADC_0 to ADC_11), with VREFP and ACMPVREF supporting analog reference flexibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+ (r0p1), 15 MHz max - enables deterministic real-time control with <100 ns interrupt latency. |
| Memory | 16 KB flash (EEPROM-based), 2 KB SRAM - sufficient for firmware + data buffers in compact sensor nodes. |
| ADC | 12-bit resolution, up to 480 kS/s, 12 input channels - supports simultaneous sampling of multiple analog sensors. |
| Comparator | Single analog comparator with four inputs and selectable internal/external reference - enables threshold-triggered wake-up or level detection. |
| GPIO | 13 configurable I/O pins (TSSOP16 package), 5 V tolerant, with pull-up/pull-down, open-drain, and input invert - simplifies interface to legacy logic and mixed-voltage peripherals. |
| Power Range | 1.71 V to 3.6 V single supply - compatible with Li-ion, coin-cell, and USB-powered systems. |
| Temp Range | −40 °C to +105 °C - qualified for industrial and automotive-adjacent environments. |
Pinout & Package
TSSOP16 package (SOT403-1), 4.4 mm body width, 0.65 mm pitch, 1.1 mm max height. Pin 1 index marked per Figure 7; thermal performance optimized for convection-cooled PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (PIO0_17/ADC_9) | General-purpose I/O / ADC input 9 | Configurable as digital I/O or analog input; supports wake-up from deep power-down mode. |
| 2 (PIO0_0/ACMP_I1/TDO) | Analog comparator input 1 / JTAG test data out | Default analog input; TDO active only in boundary scan mode - not used during normal operation. |
| 3 (PIO0_13/ADC_10) | ADC input 10 | One of 12 dedicated ADC channels; shares pin with GPIO function via switch matrix. |
| 4 (VREFP) | ADC positive reference voltage | Must be ≤ VDD; sets full-scale range for all ADC conversions - requires stable external decoupling. |
| 5 (PIO0_12) | ISP entry pin / GPIO | Pulled LOW during reset to enter ISP bootloader - critical for field firmware updates via USART. |
| 6 (PIO0_7/ADC_1/ACMPVREF) | ADC input 1 / comparator reference voltage | Dual-role pin: supplies internal comparator reference or serves as analog input - mutually exclusive configuration. |
| 7 (VSS) | Ground | Primary digital ground return; must be low-impedance and tied to PCB ground plane. |
| 8 (PIO0_4/ADC_11/TRSTN) | ADC input 11 / JTAG test reset | TRSTN active only in boundary scan mode; otherwise used for analog sensing or GPIO. |
| 9 (VDD) | Core and I/O supply | Single 1.71–3.6 V supply powers CPU, memory, and all I/Os - no VDDIO required for this variant. |
| 10 (PIO0_3/SWCLK/TCK) | SWD clock / JTAG test clock | Primary debug interface clock; enabled by default - essential for programming and real-time debugging. |
| 11 (PIO0_8/ADC_5) | ADC input 5 | Part of 12-channel ADC subsystem; supports hardware-triggered sequences for synchronized sampling. |
| 12 (PIO0_2/SWDIO/TMS) | SWD bidirectional data / JTAG test mode select | Main debug data path; supports SWD protocol at up to 4 MHz - minimal 2-pin debug footprint. |
| 13 (PIO0_9/ADC_4) | ADC input 4 | Shared with GPIO; configured via IOCON registers - enables flexible signal routing without PCB redesign. |
| 14 (PIO0_11/ADC_6/WKTCLKIN) | ADC input 6 / wake-up timer clock input | External clock source for self-wake-up timer - allows precise low-power sleep timing independent of FRO. |
| 15 (PIO0_1/ADC_0/ACMP_I2/CLKIN/TDI) | ADC input 0 / comparator input 2 / external clock input | Multi-function pin: CLKIN bypasses internal FRO for crystal-based timing; TDI used only in JTAG mode. |
| 16 (RESET/PIO0_5) | Reset input / GPIO | Active-low reset with 50 ns pulse detection; can be repurposed as GPIO if external reset not needed. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix Routing | Assigns USART, SPI, I2C, timer, and comparator outputs to any GPIO pin - eliminates fixed-peripheral pin constraints and reduces PCB layer count. |
| Low-Power Operation | Four power modes (sleep, deep-sleep, power-down, deep power-down) with wake-up on USART/SPI/I2C activity or GPIO - extends battery life in portables to >1 year. |
| On-Chip ROM APIs | Includes integer divide, FRO control, and ISP/IAP routines - reduces firmware size and accelerates development of field-upgradable applications. |
| High-Current GPIO | Three pins (PIO0_2, PIO0_3, PIO0_12) support 20 mA source drive - directly drives LEDs, small relays, or logic-level MOSFETs without external drivers. |
| CRC Engine | Hardware-accelerated CRC-32 calculation - ensures data integrity in sensor telemetry and firmware update verification. |
Applications
| Sensor Gateway Control | Portable Climate Monitor |
|---|---|
Use Scenario: Aggregating temperature, humidity, and CO₂ readings from multiple analog/digital sensors in smart building nodes. IC Role / Device Role / Timing Role: Central MCU managing ADC sampling, UART-to-LoRaWAN bridging, and low-power scheduling via WKT and MRT timers. Use Value: 12-channel ADC + dual USARTs enable concurrent sensor polling and wireless uplink; deep-sleep mode draws <1 µA, extending coin-cell life beyond 2 years. | Use Scenario: Battery-powered indoor air quality display with local LCD, button interface, and BLE connectivity. IC Role / Device Role / Timing Role: Main controller executing sensor fusion, display refresh, and BLE advertisement timing using SysTick and MRT. Use Value: Single-chip integration of ADC, comparator (for button press detection), and SWD debug reduces BOM cost by 30% vs. discrete MCU+peripheral solutions. |
| Industrial Button Panel | Gaming Peripheral Logic |
Use Scenario: DIN-rail mounted HMI panel with tactile buttons, LED indicators, and RS-485 communication to PLCs. IC Role / Device Role / Timing Role: Real-time GPIO scanner with debounced input capture, LED PWM control, and USART-driven Modbus RTU stack. Use Value: 20 mA GPIO drive powers LEDs directly; switch matrix routes UART to any two pins - simplifies layout for varied enclosure designs. | Use Scenario: Low-latency USB gaming mouse with optical sensor, DPI switching, and RGB lighting control. IC Role / Device Role / Timing Role: Co-processor handling sensor data preprocessing, button state machine, and lighting animation timing via CTIMER0 PWM outputs. Use Value: 15 MHz Cortex-M0+ core executes motion algorithm in <50 µs; 12-bit ADC monitors battery voltage with 1 mV resolution for accurate low-battery warning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC804M011JDH20 | 20-pin TSSOP, 17 GPIOs, dual I/O supply (VDD/VDDIO), same core/peripherals | Supports level-shifting between 1.8 V and 3.3 V domains; requires additional supply rail and layout isolation | Select when interfacing with mixed-voltage peripherals or requiring >13 GPIOs. |
| STM32G030F6P6 | ARM Cortex-M0+, 32 MHz max, 32 KB flash, 8 KB SRAM, no switch matrix, fixed peripheral pinout | Lacks flexible routing; higher clock speed but larger code footprint due to less optimized ROM API set | Prefer when maximum CPU throughput is critical and pin assignments are fixed early in design. |
Compared with LPC804M011JDH20, the LPC802M001JDH16FP trades GPIO count and dual-supply capability for smaller footprint and lower system complexity; versus STM32G030F6P6, it offers superior peripheral flexibility and lower power in sleep modes but at reduced clock headroom.
Availability
LPC802M001JDH16FP is available at Aetrix Electronics and suitable for sensor gateways, portable climate monitors, and industrial button panels requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for LPC802M001JDH16FP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC800 series targets cost-sensitive, low-power embedded applications where flexibility, small footprint, and integrated analog peripherals are prioritized over raw performance - exemplified by the LPC802M001JDH16FP's switch matrix and single-supply TSSOP16 implementation.
FAQ
What is the maximum operating frequency of the LPC802M001JDH16FP?
The LPC802M001JDH16FP operates at a maximum CPU frequency of 15 MHz, derived from its internal Free Running Oscillator (FRO) with selectable 9 MHz, 12 MHz, or 15 MHz outputs. The FRO is factory-trimmed to ±1% accuracy across 0–70 °C, eliminating need for external crystals in timing-tolerant applications. This frequency is fixed for the LPC802M001JDH16FP variant and cannot be overclocked.
Does the LPC802M001JDH16FP support dual power supply (VDD and VDDIO)?
No, the LPC802M001JDH16FP is a single-supply device with only VDD and VSS pins. Dual I/O power (VDDIO) is exclusive to the LPC802M011JDH20 variant in TSSOP20 packaging. The LPC802M001JDH16FP uses one VDD rail to power both core logic and all 13 GPIOs, simplifying power design but precluding level-shifting between voltage domains.
How many ADC channels does the LPC802M001JDH16FP support, and what is the resolution?
The LPC802M001JDH16FP integrates a 12-bit successive-approximation ADC with up to 12 input channels (ADC_0 through ADC_11). It achieves sample rates up to 480 kS/s and supports two independent conversion sequences triggered by software, timers, or external events. All ADC inputs are accessible on TSSOP16 pins, with ADC_0, ADC_1, ADC_4–ADC_11 mapped to dedicated GPIOs per the pinout table.
Can the LPC802M001JDH16FP wake up from deep power-down mode using GPIO interrupts?
Yes, eight GPIO pins (PIO0_4, PIO0_8, PIO0_9, PIO0_10, PIO0_11, PIO0_13, PIO0_15, PIO0_17) support wake-up from deep power-down mode. A LOW-going pulse as short as 50 ns on any of these pins exits deep power-down and initiates boot sequence. These pins must be pulled HIGH externally before entering deep power-down; assigning movable functions (e.g., USART) to them disables wake-up capability.
What debug interface does the LPC802M001JDH16FP use, and how many pins are required?
The LPC802M001JDH16FP uses Serial Wire Debug (SWD) as its primary debug interface, requiring only two pins: SWDIO (PIO0_2) and SWCLK (PIO0_3). It also supports JTAG boundary scan (TDO/TDI/TCK/TMS) in dedicated test mode, but SWD is enabled by default and sufficient for full programming, breakpointing, and real-time variable inspection during development and field servicing of the LPC802M001JDH16FP.
LPC802M001JDH16FP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC80xM
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 15MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 13
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC802M001JDH16FP FAQ
1.How can I place an order for LPC802M001JDH16FP through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC802M001JDH16FP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC802M001JDH16FP reliable?
The price and inventory of LPC802M001JDH16FP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC802M001JDH16FP is usually 5 days.
3.What payment methods are accepted for LPC802M001JDH16FP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC802M001JDH16FP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC802M001JDH16FP?
LPC802M001JDH16FP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC802M001JDH16FP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC802M001JDH16FP?
For technical support, including LPC802M001JDH16FP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC802M001JDH16FP requirements.
6.How does Aetrix verify that LPC802M001JDH16FP is sourced from the original manufacturer or authorized distributors?
All LPC802M001JDH16FP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC802M001JDH16FP meets industry standards.
7.What is the process for return or replacement of LPC802M001JDH16FP?
All LPC802M001JDH16FP units undergo pre-shipment inspection (PSI). If there is an issue with LPC802M001JDH16FP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC802M001JDH16FP part is unused and in its original packaging.
Return procedure for LPC802M001JDH16FP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC802M001JDH16FP Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

