My Inquiry
My Account
NXP Semiconductors LPC802M001JDH20FP
- Part No.:
- LPC802M001JDH20FP
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LPC802M001JDH20FP.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,937
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC802M001JDH20FP from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 15 MHz, featuring 16 KB flash, 2 KB SRAM, a 12-bit ADC with 12-channel input, an analog comparator, and two USART interfaces. It targets low-cost embedded control in space-constrained industrial and portable applications using its TSSOP20 package.
For engineers reviewing the LPC802M001JDH20FP datasheet, LPC802M001JDH20FP pinout, LPC802M001JDH20FP application, or LPC802M001JDH20FP equivalent, key selection criteria include its dual-voltage I/O capability (not present in this variant), 17 GPIO pins with switch-matrix reconfiguration, 480 kS/s ADC sampling rate, and SWD debug interface with four breakpoints - all critical for sensor node and motor-control firmware development.
Technical Context
The LPC802M001JDH20FP implements an ARM Cortex-M0+ core (r0p1) with single-cycle I/O, nested vectored interrupt controller (NVIC), and system tick timer. Its peripheral set includes one SPI, one I²C (Standard/Fast mode), two USARTs with fractional baud rate generators, and a 32-bit general-purpose timer with PWM and capture support.
Analog subsystem comprises a 12-bit ADC supporting two independent conversion sequences and up to 480 kS/s, plus a comparator with four selectable inputs and internal/external reference options. Clocking relies on a factory-trimmed Free Running Oscillator (FRO) delivering 9/12/15 MHz ±1% over 0–70°C, supplemented by a 1 MHz low-power oscillator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+ (r0p1), 15 MHz max - enables deterministic real-time control with <10 µs interrupt latency. |
| Memory | 16 KB flash (EEPROM-based), 2 KB SRAM - sufficient for compact firmware with bootloader and sensor processing. |
| ADC | 12-bit resolution, 12-channel input, 480 kS/s max - supports high-fidelity analog sensing in battery-powered nodes. |
| GPIO | 17 configurable pins via switch matrix - allows flexible peripheral routing without PCB redesign. |
| Debug Interface | Serial Wire Debug (SWD) with 4 breakpoints, 2 watchpoints - enables robust firmware validation in resource-limited systems. |
| Operating Range | 1.71 V to 3.6 V supply, –40 °C to +105 °C - suitable for industrial environments and automotive-adjacent applications. |
| Power Modes | Sleep, deep-sleep, power-down, deep power-down - achieves sub-µA retention current for extended battery life. |
Pinout & Package
TSSOP20 package (SOT360-1), 20-pin plastic thin shrink small outline, 4.4 mm body width, lead pitch 0.65 mm. Pin 1 index marked on top-side marking per Figure 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP_I1 / TDO | Analog comparator input 1 / JTAG test data out | Default GPIO; enables comparator threshold detection or boundary scan testing without external components. |
| PIO0_1 / ADC_0 / ACMP_I2 / CLKIN / TDI | ADC channel 0 / comparator input 2 / external clock input / JTAG test data in | Multi-function pin supports sensor signal acquisition, reference comparison, or precise timing synchronization. |
| SWDIO / PIO0_2 / TMS | Serial Wire Debug I/O / JTAG test mode select | Primary debug interface pin - enables firmware upload and real-time variable inspection during development. |
| SWCLK / PIO0_3 / TCK | Serial Wire Clock / JTAG test clock | Provides synchronous timing for SWD communication; essential for programming and debugging. |
| PIO0_4 / ADC_11 / TRST | ADC channel 11 / JTAG test reset | Supports full 12-channel ADC coverage while retaining boundary scan functionality when needed. |
| RESET / PIO0_5 | External reset input / GPIO | Accepts 50 ns LOW pulse for hard reset; configurable as GPIO if external reset not required. |
| PIO0_7 / ADC_1 / ACMPVREF | ADC channel 1 / comparator reference voltage | Enables precision analog measurement or programmable comparator trip point setting. |
| PIO0_8 / ADC_5 | ADC channel 5 | Extends analog input capability to critical sensor signals like temperature or current sense. |
| PIO0_9 / ADC_4 | ADC channel 4 | Provides additional dedicated analog input for multi-sensor configurations. |
| PIO0_10 / ADC_7 | ADC channel 7 | Completes high-channel-count acquisition without multiplexing overhead. |
| PIO0_11 / ADC_6 / WKTCLKIN | ADC channel 6 / wake-up timer external clock input | Allows ultra-low-power wake-up from deep-sleep using external timing source (e.g., RTC crystal). |
| PIO0_12 | ISP entry pin / GPIO | Asserting LOW during reset initiates In-System Programming - enables field firmware updates via USART. |
| PIO0_13 / ADC_10 | ADC channel 10 | Supports simultaneous multi-point monitoring in industrial control loops. |
| PIO0_14 / ACMP_I3 / ADC_2 | Comparator input 3 / ADC channel 2 | Dual-role pin simplifies design of overvoltage protection or windowed analog monitoring circuits. |
| PIO0_15 / ADC_8 | ADC channel 8 | Expands analog front-end flexibility for custom sensor fusion algorithms. |
| PIO0_16 / ACMP_I4 / ADC_3 | Comparator input 4 / ADC channel 3 | Enables four-input comparator operation or additional analog input path. |
| PIO0_17 / ADC_9 | ADC channel 9 | Final channel in 12-channel sequence - ensures full utilization of ADC hardware resources. |
| VDD | Core and right-side I/O supply | Single-supply operation at 1.71–3.6 V - eliminates need for dual-rail regulators in cost-sensitive designs. |
| VSS | Ground reference | Common return path for analog/digital domains; requires low-impedance PCB connection for noise immunity. |
| VREFP | ADC positive reference voltage | Must be ≤ VDD; sets full-scale range for all ADC conversions - critical for measurement accuracy. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix I/O Reconfiguration | Assigns movable peripherals (USART, SPI, I²C, timers) to any non-power pin - eliminates fixed-function layout constraints. |
| Free Running Oscillator (FRO) | Factory-trimmed 9/12/15 MHz output with ±1% accuracy across 0–70°C - removes need for external crystal in cost-sensitive applications. |
| Self-Wake-Up Timer (WKT) | Operates from FRO, low-power oscillator, or external clock in sleep/deep-sleep/power-down modes - enables predictable low-power scheduling. |
| On-Chip ROM API | Includes integer divide, Flash IAP, ISP via USART, and FRO control - reduces firmware size and accelerates development. |
| High-Current GPIO Outputs | Three pins support 20 mA sourcing - directly drives LEDs, small relays, or logic-level MOSFET gates without external drivers. |
| Windowed Watchdog Timer (WWDT) | Prevents runaway code execution with time-windowed refresh requirement - enhances reliability in unattended systems. |
Applications
| Industrial Sensor Node | Smart Lighting Controller |
|---|---|
Use Scenario: Compact environmental monitor collecting temperature, humidity, and CO₂ data in factory settings with RS-485 backhaul. IC Role / Device Role / Timing Role: Central MCU executing sensor fusion, UART-to-RS485 translation, and watchdog-managed fault recovery. Use Value: 12-bit ADC with 480 kS/s captures fast transients; 17 GPIO enable direct connection to multiple sensors; SWD debug supports remote firmware updates. | Use Scenario: DALI-compliant LED driver managing dimming profiles, thermal throttling, and power reporting in commercial fixtures. IC Role / Device Role / Timing Role: Real-time lighting controller coordinating PWM dimming, ADC-based thermal feedback, and I²C EEPROM parameter storage. Use Value: Two USARTs handle DALI bus and debug interface simultaneously; 12-bit ADC monitors heatsink temperature with <1 LSB error; low-power modes extend fixture lifetime. |
| Portable Medical Device | Fire Alarm Input Module |
Use Scenario: Battery-powered pulse oximeter acquiring photodiode signals, computing SpO₂, and transmitting via BLE (using external transceiver). IC Role / Device Role / Timing Role: Signal acquisition MCU interfacing with analog front-end, managing power states, and synchronizing data transmission. Use Value: 12-channel ADC supports multi-wavelength acquisition; deep power-down mode draws <1 µA; 15 MHz CPU handles real-time FFT computation. | Use Scenario: Zone-monitoring module detecting smoke detector alarms, supervisory faults, and tamper events in commercial fire panels. IC Role / Device Role / Timing Role: Fault-tolerant input processor validating alarm pulses, logging event timestamps, and signaling panel controller via SPI. Use Value: Comparator with internal reference detects analog alarm thresholds; WWDT prevents lockup during fault conditions; –40 °C to +105 °C rating ensures reliability in harsh enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC804M011JDH20 | Same core, 32 KB flash, 8 KB SRAM, adds second I²C and extra GPIO - no ADC channel increase. | Better suited for designs requiring larger firmware image or dual I²C buses (e.g., sensor hub with I²C sensor array + display). | Select when memory headroom or dual I²C is required; retains identical pinout and debug interface. |
| STM32G031K8T6 | ARM Cortex-M0+, 64 MHz max, 64 KB flash, 8 KB SRAM, 12-bit ADC (1.14 MSPS), no comparator, different pinout. | Higher performance and memory for complex control algorithms, but lacks analog comparator and requires PCB redesign. | Choose for speed-critical applications where comparator is unnecessary and layout revision is acceptable. |
Compared with LPC802M001JDH20FP, the LPC804M011JDH20 offers more memory without changing footprint, while the STM32G031K8T6 delivers higher throughput at the cost of pin compatibility and analog feature parity - making LPC802M001JDH20FP optimal for cost-sensitive, ADC-and-comparator-dependent designs in TSSOP20 form factor.
Availability
LPC802M001JDH20FP is available at Aetrix Electronics and suitable for industrial sensor nodes, smart lighting controllers, and portable medical devices requiring stable component supply and long-term manufacturability.
Supply support for LPC802M001JDH20FP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, IoT, mobile, and communication infrastructure markets.
The LPC800 series targets cost-optimized, low-power 32-bit microcontroller applications where small footprint, integrated analog peripherals, and flexible I/O routing are essential - exemplified by the LPC802M001JDH20FP's TSSOP20 implementation.
FAQ
What is the maximum ADC sampling rate supported by the LPC802M001JDH20FP?
The LPC802M001JDH20FP supports a maximum ADC sampling rate of 480 kS/s. This value is achievable under optimal conditions including proper clock configuration, minimal conversion sequence length, and use of internal triggers. The 12-bit resolution is maintained across the full rate, enabling high-fidelity analog signal acquisition for applications such as sensor monitoring and motor current sensing. All ADC channels share this aggregate bandwidth.
Does the LPC802M001JDH20FP support dual power supply operation?
No, the LPC802M001JDH20FP is a single-supply variant. Dual I/O power (VDD/VDDIO) is only available on the LPC802M011JDH20 part number. The LPC802M001JDH20FP uses a single VDD supply for both core and all I/O pins, simplifying power design but omitting level-shifting capability between voltage domains.
How many GPIO pins are available on the LPC802M001JDH20FP, and how are they configured?
The LPC802M001JDH20FP provides 17 GPIO pins (PIO0_0 through PIO0_17, excluding power/ground). These are configured via the switch matrix and IOCON registers to support pull-up/pull-down, open-drain, input inversion, glitch filtering, and analog/digital mode selection. Three pins (PIO0_2, PIO0_3, PIO0_12) support 20 mA high-current output, and eight pins serve as wake-up sources from deep power-down mode.
What debug interface does the LPC802M001JDH20FP use, and what capabilities does it offer?
The LPC802M001JDH20FP uses Serial Wire Debug (SWD) as its primary debug interface, implemented on pins PIO0_2 (SWDIO) and PIO0_3 (SWCLK). It supports four hardware breakpoints and two watchpoints, enabling precise code inspection, real-time variable monitoring, and flash programming. JTAG boundary scan is also supported for production testing, though SWD is recommended for development due to its reduced pin count and higher efficiency.
Can the LPC802M001JDH20FP operate without an external crystal?
Yes, the LPC802M001JDH20FP can operate without an external crystal. It integrates a factory-trimmed Free Running Oscillator (FRO) delivering 9 MHz, 12 MHz, or 15 MHz outputs with ±1% accuracy across 0–70°C. This internal clock source is sufficient for most applications including UART communication, ADC sampling, and general-purpose timing - eliminating BOM cost and board space for external crystals in cost-sensitive designs.
LPC802M001JDH20FP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC80xM
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 15MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 17
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC802M001JDH20FP FAQ
1.How can I place an order for LPC802M001JDH20FP through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC802M001JDH20FP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC802M001JDH20FP reliable?
The price and inventory of LPC802M001JDH20FP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC802M001JDH20FP is usually 5 days.
3.What payment methods are accepted for LPC802M001JDH20FP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC802M001JDH20FP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC802M001JDH20FP?
LPC802M001JDH20FP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC802M001JDH20FP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC802M001JDH20FP?
For technical support, including LPC802M001JDH20FP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC802M001JDH20FP requirements.
6.How does Aetrix verify that LPC802M001JDH20FP is sourced from the original manufacturer or authorized distributors?
All LPC802M001JDH20FP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC802M001JDH20FP meets industry standards.
7.What is the process for return or replacement of LPC802M001JDH20FP?
All LPC802M001JDH20FP units undergo pre-shipment inspection (PSI). If there is an issue with LPC802M001JDH20FP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC802M001JDH20FP part is unused and in its original packaging.
Return procedure for LPC802M001JDH20FP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC802M001JDH20FP Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
