NXP Semiconductors LPC802M011JDH20J
- Part No.:
- LPC802M011JDH20J
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LPC802M011JDH20J.pdf
- Description:
- LPC802M011JDH20
- Quantity:
- Payment:

- Shipping:

Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC802M011JDH20J from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 15 MHz, featuring 16 KB flash, 2 KB SRAM, a 12-bit ADC with 12-channel input, an analog comparator, and dual I/O power supply (VDD/VDDIO) for level-shifting-designed for low-cost industrial sensor nodes and portable control systems.
For engineers reviewing the LPC802M011JDH20J datasheet, LPC802M011JDH20J pinout, LPC802M011JDH20J application, or LPC802M011JDH20J equivalent, key selection criteria include its TSSOP20 dual-supply configuration, 16 GPIOs with switch-matrix routing, 480 kS/s ADC sampling rate, SWD debug interface, and support for deep power-down wake-up on eight pins.
Technical Context
The LPC802M011JDH20J implements an ARM Cortex-M0+ core (r0p1) with single-cycle I/O and NVIC, paired with a multilayer AHB matrix and APB peripherals. Its dual-voltage I/O architecture separates VDD (core + right-side I/O) and VDDIO (left-side I/O), enabling inter-domain signal level shifting via the switch matrix.
Peripheral integration includes one 32-bit general-purpose timer with four match outputs, two USARTs routed through the switch matrix, one SPI controller, one I²C bus interface (Standard/Fast mode), and a self-wake-up timer clocked by FRO, LPOSc, or external input-supporting sleep, deep-sleep, power-down, and deep power-down modes with configurable wake sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+ (r0p1), 15 MHz max - enables deterministic real-time control with low gate count and energy efficiency. |
| Memory | 16 KB flash (EEPROM-based), 2 KB SRAM - sufficient for compact firmware with data logging and interrupt-driven I/O handling. |
| ADC | 12-bit, 12-channel, 480 kS/s max - supports high-fidelity analog sensing in battery-powered environmental monitors. |
| Comparator | Single analog comparator with four inputs and internal/external reference - enables threshold detection without CPU intervention. |
| I/O Supply | Dual power: VDD (core + right-side pins) and VDDIO (left-side pins) - permits direct interfacing with 1.8 V and 3.3 V peripherals without external level shifters. |
| Debug Interface | Serial Wire Debug (SWD) with 4 breakpoints, 2 watchpoints - provides full non-intrusive debugging in space-constrained layouts. |
| Operating Range | 1.71 V to 3.6 V supply; −40 °C to +105 °C - certified for industrial-grade deployment in harsh thermal environments. |
Pinout & Package
TSSOP20 package (SOT360-1), 20-pin plastic thin shrink small outline, 4.4 mm body width, with exposed thermal pad not present. Dual-supply variant includes dedicated VDDIO pin (Pin 2) for left-side I/O domain.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIN 1 PIO0_16/ADC_3/ACMP_I4 | Analog input / comparator input | Configurable as ADC channel 3 or comparator input 4; digital function disabled when used analogically. |
| PIN 2 VDDIO | Left-side I/O supply rail | Independent 1.71–3.6 V supply for pins PIO0_0 to PIO0_15 (left side); enables level-shifting between voltage domains. |
| PIN 5 RESET/PIO0_5 | Reset input / GPIO | Active-low reset with 20 ns glitch filter; functions as GPIO if external reset not required. |
| PIN 7 SWCLK/PIO0_3/TCK | SWD clock / JTAG test clock | Primary debug clock input; defaults to SWCLK; JTAG TCK only active in boundary scan mode. |
| PIN 8 SWDIO/PIO0_2/TMS | SWD bidirectional data / JTAG mode select | Default SWD interface pin; supports bidirectional debug communication; TMS in boundary scan mode. |
| PIN 11 PIO0_11/ADC_6/WKTCLKIN | ADC input / wake-up timer clock | Configurable as ADC channel 6 or external clock source for self-wake-up timer in all low-power modes. |
| PIN 19 PIO0_0/ACMP_I1/TDO | Comparator input / JTAG output | Comparator input 1 or boundary-scan test data output; GPIO function disabled when comparator or JTAG active. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix Routing | Flexible assignment of USART, SPI, I²C, timer, and comparator signals to any non-power GPIO pin-eliminates fixed peripheral pin constraints. |
| Dual I/O Power Architecture | VDDIO and VDD rails allow independent voltage domains on opposite package sides-enables native 1.8 V ↔ 3.3 V signal translation without external components. |
| Low-Power Operation | Deep power-down mode with wake-up on eight GPIO pins (e.g., PIO0_4, PIO0_8, PIO0_9); exit triggered by 50 ns pulse-ideal for battery-operated wake-on-event designs. |
| On-Chip ROM APIs | Bootloader, Flash IAP, ISP via USART, integer divide, and FRO calibration APIs-reduces firmware size and accelerates field updates. |
| Free Running Oscillator (FRO) | Factory-trimmed ±1 % accuracy across 0–70 °C at 9/12/15 MHz-provides stable, no-external-crystal clock source for cost-sensitive applications. |
Applications
| Sensor Gateway Node | Industrial Temperature Monitor |
|---|---|
Use Scenario: Compact wireless node aggregating temperature, humidity, and motion data from multiple analog and digital sensors. IC Role / Device Role / Timing Role: Central MCU executing sensor polling, ADC conversion sequencing, UART-to-LoRaWAN bridging, and low-power scheduling. Use Value: Dual-supply I/O allows direct connection to both 1.8 V digital sensors and 3.3 V RF transceivers; 480 kS/s ADC captures transient thermal events accurately. | Use Scenario: DIN-rail mounted enclosure measuring ambient and process temperatures in HVAC or PLC cabinets. IC Role / Device Role / Timing Role: Real-time acquisition from thermistor/RTD bridges, local alarm generation via comparator, and Modbus RTU over RS-485. Use Value: Comparator with internal reference triggers immediate overtemp response without CPU latency; −40 °C to +105 °C rating ensures reliability in unconditioned enclosures. |
| Gaming Peripheral Controller | Portable Medical Cuff |
Use Scenario: USB-connected gamepad with analog sticks, buttons, IMU, and haptic feedback. IC Role / Device Role / Timing Role: HID report generation, analog stick ADC sampling, button debouncing, and PWM-driven vibration motor control. Use Value: High-current 20 mA GPIOs (PIO0_2/PIO0_3/PIO0_12) drive haptics directly; switch matrix routes SPI to IMU and I²C to EEPROM without PCB layer changes. | Use Scenario: Battery-powered blood pressure cuff with analog front-end, display driver, and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Analog signal conditioning, pressure waveform digitization, real-time compression, and BLE HCI command handling. Use Value: Deep power-down mode draws <1 µA while awaiting cuff inflation; wake-up on pressure sensor interrupt enables instant measurement start. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-cost ARM Cortex-M0+ microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC802M001JDH20 | Same package and memory, but single-supply (no VDDIO pin); 17 GPIOs vs. 16. | Lacks dual-voltage I/O; unsuitable for mixed-voltage sensor interfaces requiring level shift. | Select when cost sensitivity outweighs need for inter-domain signal translation. |
| STM32G030F6P6 | ARM Cortex-M0+, 32 KB flash, 8 KB SRAM, no built-in comparator, 12-bit ADC @ 1 Ms/s, no switch matrix. | Higher memory and ADC speed, but fixed peripheral pinout limits layout flexibility and requires external level shifters for mixed-voltage designs. | Choose for higher code footprint or faster sampling where pin routing rigidity is acceptable. |
Compared with LPC802M011JDH20J, the LPC802M001JDH20 omits dual-supply capability but retains identical package and debug features, while STM32G030F6P6 trades switch-matrix flexibility and comparator integration for greater memory and raw ADC throughput-making LPC802M011JDH20J optimal for space-constrained, mixed-voltage embedded control.
Availability
LPC802M011JDH20J is available at Aetrix Electronics and suitable for industrial sensor gateways, portable medical devices, and gaming peripheral controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LPC802M011JDH20J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with broad MCU, RF, and security IP portfolios.
The LPC800 series targets cost-sensitive, low-power embedded applications demanding ARM Cortex-M0+ performance, flexible I/O, and integrated analog peripherals-optimized for rapid prototyping and high-volume manufacturing.
FAQ
What is the maximum ADC sampling rate supported by the LPC802M011JDH20J?
The LPC802M011JDH20J supports a maximum ADC sampling rate of 480 kS/s, achievable using internal triggers and optimized conversion sequences. This rate enables accurate capture of fast-changing analog signals such as audio envelopes or motor current transients in resource-constrained designs. The 12-bit resolution and 12-channel multiplexing provide flexibility for multi-sensor systems without external muxing hardware.
Does the LPC802M011JDH20J support in-system programming (ISP) via UART?
Yes, the LPC802M011JDH20J supports In-System Programming (ISP) through its USART interface, leveraging on-chip ROM bootloader functionality. This allows firmware updates in the field without requiring a debugger or dedicated programmer. The device enters ISP mode when PIO0_12 is held LOW during reset, and communication proceeds at standard baud rates using UART0 or UART1 configured via the switch matrix.
How does the dual I/O power supply (VDDIO) function in the LPC802M011JDH20J?
The LPC802M011JDH20J uses separate VDD (Pin 15) and VDDIO (Pin 2) supplies to isolate left-side and right-side I/O banks. VDDIO powers pins PIO0_0 to PIO0_15 (left side), while VDD powers the core and right-side pins (e.g., PIO0_16/PIO0_17). This architecture enables native level shifting-e.g., connecting 1.8 V sensors to VDDIO pins and 3.3 V transceivers to VDD pins-without external translators.
Which pins on the LPC802M011JDH20J support wake-up from deep power-down mode?
Eight GPIO pins on the LPC802M011JDH20J support wake-up from deep power-down mode: PIO0_4, PIO0_8, PIO0_9, PIO0_10, PIO0_11, PIO0_13, PIO0_15, and PIO0_17. A LOW-going pulse as short as 50 ns on any of these pins exits deep power-down and initiates wake-up sequence. External pull-up resistors are required before entering deep power-down to ensure reliable triggering.
Can the LPC802M011JDH20J operate without an external crystal oscillator?
Yes, the LPC802M011JDH20J includes an internal Free Running Oscillator (FRO) trimmed to ±1 % accuracy across 0–70 °C, providing selectable 9 MHz, 12 MHz, or 15 MHz system clocks. This eliminates the need for external crystals in cost-sensitive or space-constrained applications. The FRO is factory-calibrated and accessible via ROM API, supporting full-speed operation without external timing components.
LPC802M011JDH20J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC80xM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 15MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC802M011JDH20J FAQ
1.How can I place an order for LPC802M011JDH20J through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC802M011JDH20J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC802M011JDH20J reliable?
The price and inventory of LPC802M011JDH20J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC802M011JDH20J is usually 5 days.
3.What payment methods are accepted for LPC802M011JDH20J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC802M011JDH20J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC802M011JDH20J?
LPC802M011JDH20J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC802M011JDH20J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC802M011JDH20J?
For technical support, including LPC802M011JDH20J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC802M011JDH20J requirements.
6.How does Aetrix verify that LPC802M011JDH20J is sourced from the original manufacturer or authorized distributors?
All LPC802M011JDH20J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC802M011JDH20J meets industry standards.
7.What is the process for return or replacement of LPC802M011JDH20J?
All LPC802M011JDH20J units undergo pre-shipment inspection (PSI). If there is an issue with LPC802M011JDH20J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC802M011JDH20J part is unused and in its original packaging.
Return procedure for LPC802M011JDH20J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC802M011JDH20J Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

