My Inquiry
My Account
NXP Semiconductors LPC802UKZ
- Part No.:
- LPC802UKZ
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 16-UFBGA, WLCSP
- Datasheet:
-
LPC802UKZ.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 16WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:4,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC802UKZ from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 15 MHz, featuring 16 KB flash, 2 KB SRAM, a 12-bit ADC with up to 12 channels, an analog comparator, and two USARTs - deployed in compact WLCSP16 packaging for space-constrained sensor gateways and portable electronics.
For engineers reviewing the LPC802UKZ datasheet, LPC802UKZ pinout, LPC802UKZ application, or LPC802UKZ equivalent, this page delivers verified technical context, package-specific pin mapping, real-world use-value per application, and validated alternative options - all grounded in NXP's Rev. 1.9 product data sheet (Sept. 2025).
Technical Context
The LPC802UKZ implements an ARM Cortex-M0+ core (r0p1) with single-cycle I/O, nested vectored interrupt controller (NVIC), and Serial Wire Debug (SWD) with four breakpoints. Its memory subsystem includes 16 KB EEPROM-based flash and 2 KB SRAM, supported by on-chip ROM APIs for integer divide and Free Running Oscillator (FRO) control.
Peripherals are routed via a programmable switch matrix enabling flexible function assignment to GPIO pins. Analog resources include a 12-bit ADC (up to 480 kS/s, dual sequences) and comparator with four inputs and selectable internal/external reference - both accessible only through dedicated fixed pins (e.g., PIO0_0–PIO0_17), not movable functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, revision r0p1, max 15 MHz - enables deterministic real-time response with low power consumption in cost-sensitive embedded systems. |
| Flash / SRAM | 16 KB on-chip EEPROM-based flash + 2 KB SRAM - sufficient for firmware with bootloader, peripheral drivers, and small application logic without external memory. |
| ADC | 12-bit SAR ADC, up to 12 input channels, 480 kS/s sample rate, dual independent sequences - supports simultaneous monitoring of multiple sensors in climate or motor control. |
| Comparator | Analog comparator with four input pins and selectable internal/external reference voltage - enables fast threshold detection without CPU intervention (e.g., overvoltage alert). |
| Serial Interfaces | Two USARTs, one SPI, one I²C (Standard/Fast mode) - all assignable via switch matrix to non-power pins, supporting mixed-protocol sensor hub designs. |
| Power Range | 1.71 V to 3.6 V single supply - compatible with Li-ion, coin cell, or regulated 3.3 V rails in wearables and industrial nodes. |
| Temp Range | −40 °C to +105 °C - qualified for extended industrial and automotive cabin environments without derating. |
Pinout & Package
Package: WLCSP16 (1.84 × 1.84 × 0.5 mm, 4 × 4 bump array), optimized for ultra-compact PCB layouts in wearables and IoT edge nodes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP_I1 / TDO | Analog comparator input 1 / JTAG test data out | Fixed-function analog input; shares pin with boundary-scan TDO - cannot be reassigned via switch matrix. |
| PIO0_1 / ADC_0 / ACMP_I2 / CLKIN / TDI | ADC channel 0 / comparator input 2 / external clock input / JTAG test data in | Multi-role pin supporting analog sensing, clock injection, or debug - requires configuration via IOCON and SWM registers. |
| SWDIO / PIO0_2 / TMS | Serial Wire Debug I/O / JTAG test mode select | Default SWD interface pin; enables programming and debugging without external debugger header footprint. |
| SWCLK / PIO0_3 / TCK | Serial Wire Clock / JTAG test clock | Primary clock input for SWD/JTAG; must remain unassigned to movable peripherals to retain debug capability. |
| PIO0_4 / ADC_11 / TRSTN | ADC input 11 / JTAG test reset (active-low) | Dedicated ADC channel usable in deep-sleep wake-up scenarios; TRSTN active only in boundary scan mode. |
| RESET / PIO0_5 | External reset input / general-purpose I/O | 50 ns pulse-triggered reset; can serve as GPIO if external reset is omitted - critical for reliable power-on initialization. |
| PIO0_7 / ADC_1 / ACMPVREF | ADC input 1 / comparator alternate reference voltage | Shared analog resource: when used as ACMPVREF, disables ADC_1 functionality - design must avoid functional conflict. |
| VREFP | ADC positive reference voltage | Must be ≤ VDD; sets full-scale range for all ADC conversions - requires stable low-noise decoupling for 12-bit accuracy. |
| VSS | Ground reference | Thermal and signal return path; WLCSP16 uses bump B4 as primary VSS - layout must minimize impedance to preserve ADC SNR. |
| VDD | Core and I/O supply | Single 1.71–3.6 V supply powers core, flash, SRAM, and all I/Os in WLCSP16 variant - no VDDIO present (dual-supply feature excluded). |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix (SWM) | Enables dynamic routing of USART/SPI/I²C/CTimer signals to any non-power GPIO pin - eliminates fixed peripheral pin constraints and simplifies PCB routing. |
| Free Running Oscillator (FRO) | On-chip 9/12/15 MHz oscillator trimmed to ±1% over 0–70 °C - removes need for external crystal in cost-sensitive timing applications. |
| Low-Power Modes | Sleep, deep-sleep, power-down, and deep power-down modes with wake-up on USART/SPI/I²C activity or GPIO - extends battery life in portables to months. |
| High-Current GPIO | Three pins (PIO0_2, PIO0_3, PIO0_12) support 20 mA source drive - directly drives LEDs or small relays without external buffers. |
| ROM Bootloader | On-chip ROM supports ISP via USART and IAP - enables field firmware updates without debugger hardware or flash programmer. |
Applications
| Sensor Gateway | Portable Wearable |
|---|---|
Use Scenario: Aggregating temperature, humidity, and motion data from multiple analog/digital sensors before wireless transmission. IC Role / Device Role / Timing Role: Central MCU managing ADC sampling, comparator-triggered event capture, and UART-to-BLE bridge logic. Use Value: 12-bit ADC with dual sequences allows concurrent acquisition of ambient and reference sensors; SWM enables compact routing of UART and I²C to shared antenna module pins. | Use Scenario: Fitness tracker requiring low standby current, motion-triggered wake-up, and analog biopotential sensing. IC Role / Device Role / Timing Role: System controller executing sensor fusion algorithms while maintaining sub-1 µA deep power-down current. Use Value: Deep power-down wake-up on GPIO or USART activity extends coin-cell life >6 months; WLCSP16 footprint fits <100 mm² PCB area. |
| Industrial Climate Control | Simple Motor Control |
Use Scenario: Fan speed regulation and thermal cutoff in HVAC duct sensors using thermistor feedback and PWM output. IC Role / Device Role / Timing Role: Real-time closed-loop controller using ADC for temperature measurement and CTIMER match outputs for PWM generation. Use Value: 32-bit CTIMER with four match outputs supports independent fan/pump PWM channels; −40 °C to +105 °C rating ensures reliability in unconditioned environments. | Use Scenario: Brushed DC motor start/stop and direction control in smart appliances using hall-effect feedback. IC Role / Device Role / Timing Role: Motion sequencer interpreting hall sensor edges and driving H-bridge enable/control lines via GPIO. Use Value: Comparator with external reference detects hall transitions faster than polling; 20 mA GPIO pins directly drive optocoupler inputs in isolation stage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-cost 32-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC804UKZ | Same core, 32 KB flash, 4 KB SRAM, adds second I²C and extra GPIO - larger WLCSP16 footprint but identical pinout. | Required for designs needing >16 KB code space or dual I²C buses (e.g., multi-sensor I²C daisy-chain). | Select LPC804UKZ only if flash/SRAM headroom or second I²C is confirmed necessary - same toolchain and migration path. |
| STM32G031F8P6 | ARM Cortex-M0+, 64 MHz max, 64 KB flash, 8 KB SRAM, no switch matrix, fixed peripheral pinout. | Better for high-speed control loops or larger firmware; lacks flexible I/O routing - increases PCB layer count if signal routing conflicts arise. | Choose STM32G031F8P6 when higher CPU throughput or larger memory is prioritized over pin assignment flexibility and ultra-low BOM cost. |
Compared with LPC802UKZ, LPC804UKZ offers scalable memory within identical packaging and pin compatibility, while STM32G031F8P6 trades I/O flexibility for raw performance and memory - making LPC802UKZ optimal for minimal-footprint, cost-driven sensor nodes where SWM routing delivers tangible layout savings.
Availability
LPC802UKZ is available at Aetrix Electronics and suitable for sensor gateways, portable wearables, and industrial climate control systems requiring stable component supply across long-lifecycle production programs.
Supply support for LPC802UKZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with over 30 years of microcontroller innovation.
The LPC800 series targets cost-sensitive, space-constrained embedded applications - delivering ARM Cortex-M0+ performance with configurable peripherals and ultra-small packages like WLCSP16 to accelerate time-to-market for sensor edge devices.
FAQ
What is the maximum operating frequency of the LPC802UKZ?
The LPC802UKZ operates at a maximum CPU frequency of 15 MHz, achieved using its internal Free Running Oscillator (FRO) configured to 15 MHz output. This frequency is factory-trimmed to ±1% accuracy across 0–70 °C and supports deterministic real-time execution for sensor and control tasks without external clock components. The LPC802UKZ does not support frequencies beyond 15 MHz - exceeding this limit violates device specifications and may cause instability.
Does the LPC802UKZ support in-system programming (ISP) without a debugger?
Yes, the LPC802UKZ supports In-System Programming (ISP) via its built-in ROM bootloader using a USART interface - no external debugger or SWD connection required. The bootloader enables firmware updates in the field by sending ISP commands over UART, leveraging the on-chip ROM APIs. This capability is fully implemented in the LPC802UKZ WLCSP16 variant and documented in NXP's UM10850 user manual.
How many ADC channels are available on the LPC802UKZ, and what is their resolution?
The LPC802UKZ integrates a single 12-bit successive approximation register (SAR) ADC with up to 12 configurable input channels (ADC_0 through ADC_11). It supports two independent conversion sequences and achieves a maximum sample rate of 480 kS/s. All ADC inputs are mapped to fixed GPIO pins (e.g., PIO0_0, PIO0_1, PIO0_4), and analog functionality must be enabled via the switch matrix - digital I/O is disabled on those pins when used for ADC.
Is the LPC802UKZ pin-compatible with other LPC80x variants in WLCSP16 packaging?
Yes, the LPC802UKZ is pin-compatible with the LPC804UKZ in the WLCSP16 package - both share identical bump layout, electrical characteristics, and pin functions (e.g., PIO0_0 through PIO0_17 assignments, VDD, VSS, RESET). This allows direct PCB reuse when upgrading to the LPC804UKZ for additional flash/SRAM or dual I²C support, provided firmware accommodates the expanded peripheral set.
What power modes does the LPC802UKZ support, and how low is its deepest sleep current?
The LPC802UKZ supports four reduced-power modes: sleep, deep-sleep, power-down, and deep power-down. In deep power-down mode, typical current consumption is less than 100 nA - enabling multi-year operation on coin cells. Wake-up is supported via GPIO pins, USART activity, SPI, or I²C events. The self-wake-up timer (WKT) also enables periodic wake-up from sleep/deep-sleep/power-down modes using internal or external clocks.
LPC802UKZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 16-UFBGA, WLCSP
- Series:
- LPC80xM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 15MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 13
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC802UKZ FAQ
1.How can I place an order for LPC802UKZ through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC802UKZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC802UKZ reliable?
The price and inventory of LPC802UKZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC802UKZ is usually 5 days.
3.What payment methods are accepted for LPC802UKZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC802UKZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC802UKZ?
LPC802UKZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC802UKZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC802UKZ?
For technical support, including LPC802UKZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC802UKZ requirements.
6.How does Aetrix verify that LPC802UKZ is sourced from the original manufacturer or authorized distributors?
All LPC802UKZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC802UKZ meets industry standards.
7.What is the process for return or replacement of LPC802UKZ?
All LPC802UKZ units undergo pre-shipment inspection (PSI). If there is an issue with LPC802UKZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC802UKZ part is unused and in its original packaging.
Return procedure for LPC802UKZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC802UKZ Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
