NXP Semiconductors LPC804M101JDH24J
- Part No.:
- LPC804M101JDH24J
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LPC804M101JDH24J.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC804M101JDH24J from NXP Semiconductors is a 32-bit Arm Cortex-M0+ microcontroller operating at up to 15 MHz, featuring 32 KB flash, 4 KB SRAM, a 12-bit ADC (up to 480 kS/s), 10-bit DAC, and Capacitive Touch Interface. It delivers low-cost embedded control for sensor gateways, portable devices, and industrial edge nodes with integrated PLU, switch matrix, and dual I²C/USART interfaces.
For engineers reviewing the LPC804M101JDH24J datasheet, LPC804M101JDH24J pinout, LPC804M101JDH24J application, or LPC804M101JDH24J equivalent, this page provides verified technical context, package-specific pin mapping, real-world use cases, and validated alternative options for rapid prototyping and production design-in.
Technical Context
The LPC804M101JDH24J implements an Arm Cortex-M0+ core (r0p1) with single-cycle I/O, NVIC, and SysTick timer, paired with a multilayer AHB matrix and APB peripheral bridge. Its clock system centers on a ±1% trimmed Free Running Oscillator (FRO) at 9/12/15 MHz, supplemented by a 1 MHz low-power oscillator and programmable clock output divider.
Peripherals are routed via a flexible switch matrix enabling dynamic assignment of USART, SPI, I²C, CTIMER, CAPT, and PLU signals to non-power pins. The device supports deep-sleep and deep power-down modes with wake-up on GPIO, USART, SPI, or I²C activity, and includes a self-wake-up timer with external clock input capability on PIO0_11.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+ (r0p1), 15 MHz max - enables deterministic real-time control with low gate count and energy efficiency. |
| Memory | 32 KB flash (EEPROM-based), 4 KB SRAM - sufficient for firmware + data buffers in compact embedded applications. |
| Analog Peripherals | 12-bit ADC (12 ch, 480 kS/s), 10-bit DAC, analog comparator - supports precision sensing and actuator feedback without external converters. |
| Digital Interfaces | 2× I²C (400 kbit/s), 2× USART, 1× SPI, PLU, CapTouch - enables mixed-signal IoT node integration with touch UI and multi-protocol connectivity. |
| Power & Temp | 1.71–3.6 V supply, –40 °C to +105 °C operation - suitable for industrial and automotive-adjacent environments. |
| GPIO | 21 configurable pins (TSSOP24), 5× high-drive (20 mA), 8× deep power-down wake-up capable - simplifies board-level signal routing and low-power state management. |
| Debug | Serial Wire Debug (SWD), 4 breakpoints, 2 watchpoints - enables efficient firmware development and field diagnostics. |
Pinout & Package
TSSOP24 package (SOT355-1), 24-pin plastic thin shrink small outline, 4.4 mm body width, lead pitch 0.65 mm, exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | PIO0_18 | General-purpose I/O with pull-up/pull-down, open-drain, and input invert support - usable as wake-up source or PLU input. |
| 2 | PIO0_19/DACOUT | DAC output channel - provides analog voltage reference or actuator drive without external DAC IC. |
| 3 | PIO0_16/ACMP_I4/ADC_3 | Shared analog input for comparator or ADC - enables simultaneous threshold detection and digitization on same pin. |
| 4 | PIO0_14/ACMP_I3/ADC_2 | Shared analog input - supports multi-channel sensor monitoring with shared pin resources. |
| 5 | PIO0_17/ADC_9 | ADC input channel 9 - expands analog sensing capability beyond basic 8-channel configurations. |
| 6 | PIO0_0/ACMP_I1/TDO | Comparator input or boundary scan test output - dual-role pin supporting both functional and test requirements. |
| 7 | PIO0_13/ADC_10 | ADC input channel 10 - extends analog acquisition to 12-channel capability when used with other ADC pins. |
| 8 | VREFP | ADC positive reference voltage input - must be ≤ VDD; sets full-scale range for all ADC conversions. |
| 9 | PIO0_12 | ISP entry pin - LOW during reset initiates In-System Programming mode via USART. |
| 10 | PIO0_7/ADC_1/ACMPVREF | ADC input 1 or comparator alternate reference - enables ratiometric measurements or dual-reference comparator operation. |
| 11 | RESET/PIO0_5 | External reset input (50 ns pulse) or GPIO - default reset function; can be repurposed if external reset not required. |
| 12 | VSS | Digital ground reference - common return path for core and digital I/O circuitry. |
| 13 | PIO0_4/ADC_11/TRSTN | ADC input 11 or JTAG test reset - supports analog sensing or boundary scan testing depending on mode. |
| 14 | VDD | Core and right-side I/O supply (1.71–3.6 V) - powers CPU, memory, and peripherals assigned to that domain. |
| 15 | SWCLK/PIO0_3/TCK | Serial Wire Clock or JTAG test clock - primary debug clock input; enabled by default for SWD. |
| 16 | PIO0_8/ADC_5 | ADC input channel 5 - part of 12-channel ADC subsystem supporting multiplexed sampling. |
| 17 | SWDIO/PIO0_2/TMS | Serial Wire Debug I/O or JTAG test mode select - bidirectional debug interface pin with internal pull-up. |
| 18 | PIO0_9/ADC_4 | ADC input channel 4 - contributes to high-resolution sensor data acquisition across multiple physical inputs. |
| 19 | PIO0_11/ADC_6/WKTCLKIN | ADC input 6 or external wake-up timer clock - enables precise timing-triggered wake-up from ultra-low-power states. |
| 20 | PIO0_1/ADC_0/ACMP_I2/TDI/CLKIN | Primary ADC input, comparator input, JTAG test data in, or external clock source - highly multiplexed pin for flexibility. |
| 21 | PIO0_10/ADC_7 | ADC input channel 7 - completes 8-channel base ADC configuration; usable with switch matrix for expanded routing. |
| 22 | PIO0_15/ADC_8 | ADC input channel 8 - enables full 12-channel utilization when combined with other ADC-capable pins. |
| 23 | PIO0_21/ACMP_I5 | Analog comparator input 5 - extends comparator functionality to five independent inputs for multi-threshold detection. |
| 24 | PIO0_20 | General-purpose I/O with high-drive capability (20 mA) - suitable for driving LEDs, small relays, or logic-level signals. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix | Enables runtime reassignment of USART, SPI, I²C, and timer signals to any non-power GPIO - eliminates fixed-peripheral pin constraints and reduces PCB layer count. |
| Programmable Logic Unit (PLU) | On-chip combinational/sequential logic engine - implements custom glue logic, state machines, or interrupt pre-processing without CPU overhead. |
| Capacitive Touch Interface (CapTouch) | Hardware-accelerated touch sensing on up to 5 channels - enables robust button/slider implementation with low firmware footprint and noise immunity. |
| Self-Wake-Up Timer (WKT) | Independent timer with external clock input (PIO0_11) - allows deterministic wake-up from deep power-down at sub-second intervals without RTC crystal. |
| Multi-Rate Timer (MRT) | Four-channel timer generating fixed-rate interrupts - ideal for periodic housekeeping tasks (e.g., sensor polling, LED blinking) without consuming main CPU cycles. |
| ROM API Support | On-chip bootloader, integer divide, FRO calibration, and ISP via USART - reduces BOM cost and accelerates firmware updates in deployed systems. |
Applications
| Sensor Gateway Node | Portable Wearable Device |
|---|---|
Use Scenario: Aggregating temperature, humidity, and motion data from multiple sensors and transmitting via UART/I²C to a central hub. IC Role / Device Role / Timing Role: Central controller managing sensor readout, local preprocessing, and protocol translation with low-latency response. Use Value: Integrated 12-bit ADC, dual I²C, and 21 GPIO enable direct sensor interfacing without level shifters or external logic, reducing component count by ≥30%. | Use Scenario: Fitness tracker with capacitive touch buttons, battery monitoring, and BLE interface coordination. IC Role / Device Role / Timing Role: System-on-chip managing touch UI, analog battery voltage sensing, and host MCU handshaking. Use Value: On-chip CapTouch and 10-bit DAC allow direct touch feedback and analog battery gauge output, eliminating two discrete ICs. |
| Industrial Control Panel | Smart Lighting Controller |
Use Scenario: Local HMI for motor start/stop, status indication, and fault logging in factory equipment. IC Role / Device Role / Timing Role: Real-time I/O coordinator with deterministic interrupt handling for pushbutton inputs and LED outputs. Use Value: 20 mA GPIO drive capability directly powers indicator LEDs; PLU handles button debouncing and LED sequencing offline. | Use Scenario: RGBW LED driver with dimming control, ambient light sensing, and thermal monitoring. IC Role / Device Role / Timing Role: Analog-digital hybrid controller performing ADC sampling, DAC dimming output, and PWM generation via timer match outputs. Use Value: Simultaneous 12-bit ADC (light/temperature), 10-bit DAC (reference voltage), and CTIMER match outputs enable closed-loop lighting control in one chip. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC802M011JDH20 | 20-pin TSSOP, 16 KB flash, 2 KB SRAM, no DAC, 16 GPIO - smaller memory and I/O footprint. | Targeted at simpler control tasks where DAC and extra ADC channels are unnecessary. | Select when BOM cost and board space are critical and full LPC804 feature set is unused. |
| LPC804M101JHI33 | HVQFN33 package, 30 GPIO, same flash/SRAM/peripherals - adds 9 more I/O pins and thermal pad for higher density layouts. | Suitable for designs requiring maximum pin count and improved thermal performance in space-constrained modules. | Choose for advanced sensor fusion or multi-interface systems needing >21 GPIO and better power dissipation. |
Compared with LPC804M101JDH24J, the LPC802M011JDH20 reduces cost and size but sacrifices DAC, 2 KB RAM, and 5 GPIO; the LPC804M101JHI33 retains full functionality while enabling denser routing and thermal management - making the TSSOP24 variant optimal for balanced I/O, analog capability, and manufacturability.
Availability
LPC804M101JDH24J is available at Aetrix Electronics and suitable for sensor gateways, portable wearables, and industrial control panels requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature and voltage ranges.
Supply support for LPC804M101JDH24J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC800 series targets cost-sensitive, low-power embedded applications demanding rich analog integration, flexible I/O, and rapid time-to-market - exemplified by the LPC804M101JDH24J's balance of performance, peripherals, and package accessibility.
FAQ
What is the maximum operating frequency of the LPC804M101JDH24J?
The LPC804M101JDH24J operates at a maximum CPU frequency of 15 MHz using its internal Free Running Oscillator (FRO), which is trimmed to ±1% accuracy across 0 °C to 70 °C. This frequency is fixed and cannot be overclocked; the FRO supports selectable outputs of 9 MHz, 12 MHz, or 15 MHz via configuration registers. External clock sources (e.g., via CLKIN) are supported but do not exceed the 15 MHz core limit.
Does the LPC804M101JDH24J include a DAC, and what is its resolution?
Yes, the LPC804M101JDH24J includes a 10-bit DAC with output on PIO0_19 (DACOUT). It provides monotonic output across its full range and supports buffered voltage-mode operation. The DAC is powered from VDD and referenced to VREFP, enabling precise analog output for sensor calibration, LED dimming, or actuator control without external components.
How many GPIO pins does the LPC804M101JDH24J support in the TSSOP24 package?
The LPC804M101JDH24J in TSSOP24 package supports 21 general-purpose I/O pins (PIO0_0 through PIO0_21, excluding power and debug pins). Five of these (PIO0_2, PIO0_3, PIO0_12, PIO0_18, PIO0_20) provide high-current drive (20 mA), and eight (PIO0_4, PIO0_8, PIO0_9, PIO0_10, PIO0_11, PIO0_13, PIO0_15, PIO0_17) support wake-up from deep power-down mode.
Can the LPC804M101JDH24J operate in deep power-down mode, and how is wake-up achieved?
Yes, the LPC804M101JDH24J supports deep power-down mode with typical current draw <1 µA. Wake-up is achieved via eight dedicated GPIO pins (PIO0_4, PIO0_8–PIO0_11, PIO0_13, PIO0_15, PIO0_17), an external clock on PIO0_11 (WKTCLKIN), or activity on USART, SPI, or I²C peripherals. A LOW-going pulse as short as 50 ns on any enabled wake-up pin exits deep power-down and resumes execution from reset vector.
Is the LPC804M101JDH24J pin-compatible with other LPC804 variants like LPC804M111JDH24?
No, the LPC804M101JDH24J (single-supply TSSOP24) is not pin-compatible with LPC804M111JDH24 (dual-supply TSSOP24), as the latter includes a dedicated VDDIO pin (pin 3) absent in the M101 version. While both share the same TSSOP24 footprint and 24-pin count, VDDIO placement alters power domain routing and invalidates direct substitution without PCB revision.
LPC804M101JDH24J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC80xM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 15MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC804M101JDH24J FAQ
1.How can I place an order for LPC804M101JDH24J through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC804M101JDH24J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC804M101JDH24J reliable?
The price and inventory of LPC804M101JDH24J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC804M101JDH24J is usually 5 days.
3.What payment methods are accepted for LPC804M101JDH24J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC804M101JDH24J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC804M101JDH24J?
LPC804M101JDH24J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC804M101JDH24J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC804M101JDH24J?
For technical support, including LPC804M101JDH24J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC804M101JDH24J requirements.
6.How does Aetrix verify that LPC804M101JDH24J is sourced from the original manufacturer or authorized distributors?
All LPC804M101JDH24J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC804M101JDH24J meets industry standards.
7.What is the process for return or replacement of LPC804M101JDH24J?
All LPC804M101JDH24J units undergo pre-shipment inspection (PSI). If there is an issue with LPC804M101JDH24J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC804M101JDH24J part is unused and in its original packaging.
Return procedure for LPC804M101JDH24J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC804M101JDH24J Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

