My Inquiry
My Account
NXP Semiconductors LPC804M101JHI33Y
- Part No.:
- LPC804M101JHI33Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
LPC804M101JHI33Y.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 32HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:10,345
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC804M101JHI33Y from NXP Semiconductors is a 32-bit Arm Cortex-M0+ microcontroller operating at up to 15 MHz, featuring 32 KB flash, 4 KB SRAM, a 12-bit ADC (up to 480 kS/s), 10-bit DAC, and Capacitive Touch Interface - deployed in compact sensor gateways and portable industrial controls.
For engineers reviewing the LPC804M101JHI33Y datasheet, LPC804M101JHI33Y pinout, LPC804M101JHI33Y application, or LPC804M101JHI33Y equivalent, key selection criteria include its HVQFN33 package with 30 GPIOs, switch-matrix–configured peripherals (dual I²C, two USARTs, SPI), and low-power wake-up capability across deep-sleep and deep power-down modes.
Technical Context
The LPC804M101JHI33Y integrates an Arm Cortex-M0+ core (r0p1) with a two-stage pipeline, single-cycle multiplier, and fast single-cycle I/O port. Its AHB multilayer matrix enables concurrent peripheral access, while the switch matrix allows runtime remapping of UART, SPI, I²C, timer, and capacitive touch functions to any non-power GPIO.
It features a Free Running Oscillator (FRO) trimmed to ±1% over 0–70°C, delivering selectable 9/12/15 MHz system clocks. Power management includes sleep, deep-sleep, power-down, and deep power-down modes, with wake-up supported via USART, SPI, I²C activity or dedicated GPIO pins (PIO0_4, PIO0_8–PIO0_11, PIO0_13–PIO0_15, PIO0_17, PIO0_21).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, revision r0p1, 15 MHz max operation - enables deterministic real-time control with low gate count and minimal power. |
| Memory | 32 KB on-chip EEPROM-based flash + 4 KB SRAM - supports in-application programming (IAP) and bootloader-driven ISP via USART. |
| Analog Peripherals | 12-bit ADC (12 channels, 480 kS/s, dual sequences); 10-bit DAC; analog comparator with 5 inputs - suitable for closed-loop sensor signal conditioning. |
| Digital Interfaces | Two I²C-bus (400 kbit/s), two USARTs (fractional baud rate), one SPI controller - all assignable via switch matrix to any GPIO except VDD/VSS. |
| Timers & Logic | One 32-bit CTIMER (4 match, 3 capture, PWM); four-channel MRT; self-wake-up timer (WKT); Programmable Logic Unit (PLU) - enables state-machine offload and timing-critical event handling. |
| Power & Environment | 1.71–3.6 V supply; -40°C to +105°C operating range; deep power-down current < 1 µA - certified for industrial and extended-temperature embedded use. |
Pinout & Package
HVQFN33 package: 5 mm × 5 mm × 0.85 mm, thermally enhanced, no leads, 33-terminal layout with exposed thermal pad (pin 33 = VSS). Pin 1 index located at top-left corner per Fig 8.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0/ACMP_I1/TDO | Analog comparator input / JTAG test data out | Default GPIO; ACMP_I1 usable in analog mode; TDO active only in boundary scan - disables digital I/O when analog selected. |
| PIO0_1/ADC_0/ACMP_I2/TDI/CLKIN | ADC channel 0 / comparator input / JTAG test data in / external clock | Multi-function pin; CLKIN enables external oscillator bypass; TDI active only in boundary scan mode. |
| SWDIO/PIO0_2/TMS | Serial Wire Debug I/O / JTAG test mode select | SWDIO enabled by default; TMS active only during boundary scan - primary debug interface for development and production programming. |
| SWCLK/PIO0_3/TCK | Serial Wire Clock / JTAG test clock | SWCLK enabled by default; TCK active only in boundary scan - synchronous clock for SWD and JTAG debugging. |
| PIO0_4/ADC_11/TRSTN | ADC input 11 / JTAG test reset (active-low) | Wake-up capable pin; TRSTN active only in boundary scan; ADC_11 supports internal/external trigger sequencing. |
| RESET/PIO0_5 | External reset input / GPIO | 50 ns minimum pulse width required; RESET function disabled in deep power-down - use WAKEUP pins instead for that mode. |
| VREFP | ADC positive reference voltage | Must be ≤ VDD; sets full-scale range for all ADC conversions - requires stable low-noise supply for 12-bit accuracy. |
| PIO0_19/DACOUT | DAC output | Single 10-bit buffered voltage output; supports rail-to-rail swing - used for analog actuator control or calibration references. |
| VDD (pin 20) | Core and right-side I/O supply | Supplies CPU, memory, and peripherals on right side of HVQFN33; decoupling required within 1 cm of pin per datasheet layout guidelines. |
| VSS (pin 33) | Ground (thermal pad) | Exposed thermal pad must be soldered to PCB ground plane for thermal performance and EMI reduction - not optional. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix | Runtime reassignment of UART/SPI/I²C/CTIMER/CAPT/PLU signals to any non-power GPIO - eliminates fixed-peripheral routing constraints and reduces PCB layer count. |
| Programmable Logic Unit (PLU) | Configurable combinatorial/sequential logic engine supporting small state machines - replaces discrete glue logic and reduces firmware interrupt load for event-driven tasks. |
| Capacitive Touch Interface (Cap Touch) | Dedicated hardware for up to 5×5 mutual-capacitance or self-capacitance sensing - enables robust touch buttons/sliders without CPU polling or external ICs. |
| Self-Wake-Up Timer (WKT) | Independent timer clocked by FRO, low-power oscillator, or external source - wakes MCU from deep-sleep/power-down at precise intervals without host CPU involvement. |
| GPIO Pattern Match Engine | Boolean logic engine monitoring up to 8 GPIO inputs - triggers interrupts on custom logic conditions (e.g., "A AND NOT B") - ideal for hardware-level safety interlocks. |
Applications
| Sensor Gateway Node | Portable Industrial Controller |
|---|---|
|
Use Scenario: Battery-powered environmental sensor hub aggregating temperature, humidity, and CO₂ readings via I²C sensors, transmitting data over UART to BLE module. IC Role / Device Role / Timing Role: Central MCU managing sensor polling, ADC sampling, data formatting, and low-power scheduling - WKT and deep-sleep modes extend battery life beyond 1 year. Use Value: Integrated Cap Touch enables user interface without mechanical buttons; switch matrix simplifies routing to mixed-voltage sensors; 12-bit ADC ensures <±0.5% measurement accuracy. |
Use Scenario: Handheld HVAC commissioning tool with LCD, rotary encoder, and RS-485 interface for field technician diagnostics. IC Role / Device Role / Timing Role: Real-time controller executing PID loops for fan speed and valve position, synchronizing display updates and serial comms using MRT and CTIMER PWM outputs. Use Value: PLU handles encoder quadrature decoding off-CPU; DAC drives analog calibration references; 105°C rating ensures reliability inside hot equipment enclosures. |
| Gaming Peripheral Controller | Fire & Security Panel Interface |
|
Use Scenario: Low-latency USB gaming mouse with optical sensor, RGB LED feedback, and programmable button macros. IC Role / Device Role / Timing Role: High-speed GPIO handling quadrature input and LED PWM; switch matrix routes SPI to sensor and I²C to RGB driver; CTIMER provides sub-100 µs response timing. Use Value: 20 mA high-drive GPIOs directly drive LEDs; 15 MHz CPU ensures <1 ms input-to-output latency; Cap Touch supports gesture-enabled side buttons. |
Use Scenario: Zone-monitoring interface board detecting smoke, heat, and door contact status in commercial fire alarm systems. IC Role / Device Role / Timing Role: Safety-critical supervisor monitoring analog smoke detector outputs, validating thresholds via ADC, and asserting fault signals via GPIO - operates in deep power-down between checks. Use Value: Brownout detect (BOD) and POR ensure reliable startup under fluctuating 24 VDC supply; comparator with internal reference enables drift-free threshold detection; -40°C to +105°C rating meets EN54 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC802M011JDH20 | 20-pin TSSOP, 16 KB flash, 2 KB SRAM, 17 GPIO, no DAC, no Cap Touch | Lower-cost entry point for simpler control tasks without analog output or touch UI | Select when footprint and feature set allow reduction - not pin-compatible with HVQFN33; requires PCB redesign. |
| LPC804M101JDH24 | TSSOP24 package, same 32 KB/4 KB memory, 21 GPIO, identical peripheral set, no dual I/O supply | Through-hole or hand-solderable alternative for prototyping or low-volume assembly | Direct functional replacement with identical firmware compatibility - differs only in package and pin count; switch matrix configuration remains unchanged. |
Compared with LPC804M101JHI33Y, the LPC804M101JDH24 offers identical functionality in a larger, more manufacturable package but sacrifices thermal performance and board space efficiency; the LPC802M011JDH20 reduces cost and size at the expense of DAC, Cap Touch, and 13 GPIOs - limiting analog interface and UI capability.
Availability
LPC804M101JHI33Y is available at Aetrix Electronics and suitable for sensor gateways, portable industrial controllers, and fire & security panel interfaces requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for LPC804M101JHI33Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in Arm-based microcontrollers and edge processing.
The LPC800 series targets cost-sensitive, space-constrained embedded systems needing rich analog integration, flexible I/O, and ultra-low-power operation - designed specifically for smart sensors, wearables, and industrial HMI.
FAQ
What is the maximum operating frequency of the LPC804M101JHI33Y?
The LPC804M101JHI33Y operates at a maximum CPU frequency of 15 MHz, delivered by its internally trimmed Free Running Oscillator (FRO) with ±1% accuracy across 0–70°C. This frequency is software-selectable (9/12/15 MHz) and serves as the system clock source unless overridden by external CLKIN or low-power oscillator.
Does the LPC804M101JHI33Y support in-system programming (ISP)?
Yes, the LPC804M101JHI33Y supports In-System Programming (ISP) through its USART interface using the on-chip ROM bootloader. The device enters ISP mode when PIO0_12 is held LOW during reset, enabling firmware updates without a debugger - fully supported in the LPC804M101JHI33Y's HVQFN33 package.
How many GPIO pins does the LPC804M101JHI33Y provide in the HVQFN33 package?
The LPC804M101JHI33Y provides up to 30 general-purpose I/O pins (PIO0_0 through PIO0_30) in its HVQFN33 package. All are configurable with pull-up/pull-down resistors, open-drain mode, input invert, and glitch filtering - five (PIO0_2, PIO0_3, PIO0_12, PIO0_18, PIO0_20) support high-current 20 mA output.
Can the LPC804M101JHI33Y wake up from deep power-down mode using external signals?
Yes, the LPC804M101JHI33Y can wake up from deep power-down mode via eight dedicated GPIO pins (PIO0_4, PIO0_8–PIO0_11, PIO0_13–PIO0_15, PIO0_17, PIO0_21). A LOW-going pulse as short as 50 ns on any of these pins exits deep power-down - no other pin or peripheral (including RESET) functions in this mode.
Is the DAC output on the LPC804M101JHI33Y buffered and rail-to-rail?
Yes, the 10-bit DAC output (DACOUT) on the LPC804M101JHI33Y is internally buffered and supports rail-to-rail voltage swing (0 V to VDD). It is routed exclusively to PIO0_19 in the HVQFN33 package and requires external decoupling per Section 12.3 of the datasheet to maintain monotonicity and settling time.
LPC804M101JHI33Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- LPC80xM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 15MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 30
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC804M101JHI33Y FAQ
1.How can I place an order for LPC804M101JHI33Y through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC804M101JHI33Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC804M101JHI33Y reliable?
The price and inventory of LPC804M101JHI33Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC804M101JHI33Y is usually 5 days.
3.What payment methods are accepted for LPC804M101JHI33Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC804M101JHI33Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC804M101JHI33Y?
LPC804M101JHI33Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC804M101JHI33Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC804M101JHI33Y?
For technical support, including LPC804M101JHI33Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC804M101JHI33Y requirements.
6.How does Aetrix verify that LPC804M101JHI33Y is sourced from the original manufacturer or authorized distributors?
All LPC804M101JHI33Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC804M101JHI33Y meets industry standards.
7.What is the process for return or replacement of LPC804M101JHI33Y?
All LPC804M101JHI33Y units undergo pre-shipment inspection (PSI). If there is an issue with LPC804M101JHI33Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC804M101JHI33Y part is unused and in its original packaging.
Return procedure for LPC804M101JHI33Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC804M101JHI33Y Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
