NXP Semiconductors LPC811M001JDH16FP
- Part No.:
- LPC811M001JDH16FP
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LPC811M001JDH16FP.pdf
- Description:
- IC MCU 32BIT 8KB FLASH 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:659
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC811M001JDH16FP from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller in TSSOP16 package, operating up to 30 MHz with 8 kB flash and 2 kB SRAM. It integrates a switch-matrix-configurable I/O system, SCTimer/PWM, multi-rate timer, self wake-up timer, CRC engine, and one analog comparator - deployed in lighting control, motor drive, and climate management systems.
For engineers reviewing the LPC811M001JDH16FP datasheet, LPC811M001JDH16FP pinout, LPC811M001JDH16FP application, or LPC811M001JDH16FP equivalent, key selection criteria include its 14 GPIO count, dual USART support, fixed-pin debug interface (SWDIO/SWCLK), true open-drain I2C capability on PIO0_10/PIO0_11, and Deep power-down wake-up via PIO0_4.
Technical Context
The LPC811M001JDH16FP implements an ARM Cortex-M0+ core with single-cycle I/O, NVIC, and Micro Trace Buffer, executing at up to 30 MHz using internal RC (12 MHz ±1.5%) or external crystal (1–25 MHz). Its peripheral architecture centers on a flexible switch matrix enabling dynamic assignment of USART, SPI, SCTimer, and I2C functions to any non-power pin.
Power management includes Sleep, Deep-sleep, Power-down, and Deep power-down modes with wake-up sources including USART activity, SPI, I2C, and dedicated WAKEUP pin (PIO0_4). The comparator supports internal/external references, and the IOCON block enables per-pin configuration of pull-up/down, glitch filtering, input inversion, and hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, 30 MHz max - enables deterministic real-time control with low gate count and energy efficiency. |
| Flash / SRAM | 8 kB flash / 2 kB SRAM - sufficient for compact firmware with bootloader, drivers, and application logic in resource-constrained designs. |
| GPIO Count | 14 configurable pins - supports mixed digital/analog I/O with programmable pull-up/down, open-drain, and glitch filter per pin. |
| Serial Interfaces | 2 USARTs, 1 I2C, 1 SPI - full I2C compliance requires assignment to PIO0_10/PIO0_11; all interfaces routed via switch matrix. |
| Timers | SCTimer/PWM + MRT + Self Wake-up Timer - SCT supports capture/match on assigned pins; MRT provides four fixed-rate interrupts. |
| Analog Function | 1 comparator with internal/external reference - output routed through switch matrix; VDDCMP reference supplied on PIO0_6. |
| Debug Interface | Serial Wire Debug (SWD) - SWDIO/SWCLK on PIO0_2/PIO0_3; JTAG available only in boundary scan mode. |
| Operating Range | −40 °C to 105 °C - qualified for industrial temperature operation in embedded control applications. |
Pinout & Package
TSSOP16 package (SOT403-1), 4.4 mm body width, 0.65 mm pitch, 16-pin surface-mount with exposed thermal pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RESET/PIO0_5) | Reset input / GPIO | Active-low reset; must be pulled HIGH in Deep power-down; usable as GPIO if external reset not required. |
| 2 (PIO0_4/WAKEUP/TRST) | Wake-up trigger / GPIO | Wakes device from Deep power-down on LOW pulse ≥50 ns; TRST in boundary scan mode. |
| 3 (SWCLK/PIO0_3/TCK) | SWD clock / GPIO | Default SWD clock input; TCK in boundary scan; GPIO when debug disabled. |
| 4 (VSS) | Ground | Primary digital ground reference; decoupling capacitor required near pin. |
| 5 (SWDIO/PIO0_2/TMS) | SWD bidirectional I/O / GPIO | Default SWD data line; TMS in boundary scan; high-current sink capable. |
| 6 (VDD) | 3.3 V supply | Core and I/O supply; requires local 100 nF ceramic decoupling. |
| 7 (PIO0_0/ACMP_I1/TDO) | Comparator input / GPIO | ACMP_I1 analog input; TDO in boundary scan; 5 V tolerant in digital mode. |
| 8 (PIO0_1/ACMP_I2/CLKIN/TDI) | Comparator input / clock input | ACMP_I2 analog input; CLKIN for external oscillator; TDI in boundary scan. |
| 9 (PIO0_13) | General-purpose I/O | Configurable as GPIO or movable function (e.g., USART, SPI) via switch matrix. |
| 10 (PIO0_12) | ISP entry pin (v4C+) | LOW during reset initiates ISP mode on chip revisions 4C and later; otherwise GPIO. |
| 11 (PIO0_7) | General-purpose I/O | 5 V tolerant; supports pull-up/down, glitch filter, and input inversion. |
| 12 (PIO0_6/VDDCMP) | Comparator reference / GPIO | VDDCMP supplies alternate reference voltage to analog comparator; digital I/O when unused. |
| 13 (PIO0_11) | I2C SDA / GPIO | True open-drain; required for full I2C Fast-mode Plus compliance; high-current sink enabled. |
| 14 (PIO0_9/XTALOUT) | Oscillator output | XTALOUT drives external crystal; disabled when internal RC oscillator selected. |
| 15 (PIO0_10) | I2C SCL / GPIO | True open-drain; required for full I2C Fast-mode Plus compliance; high-current sink enabled. |
| 16 (PIO0_8/XTALIN) | Oscillator input | XTALIN accepts 1–25 MHz crystal; voltage limited to ≤1.95 V; 5 V tolerant in digital mode. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix I/O Routing | Enables dynamic assignment of USART, SPI, SCTimer, and I2C functions to any non-power pin - eliminates fixed peripheral pin constraints and simplifies PCB layout. |
| Deep Power-Down Wake-Up | PIO0_4 triggers exit from Deep power-down mode with sub-50 ns pulse - enables ultra-low-power sensor polling and event-driven wake-up without external circuitry. |
| True Open-Drain I2C Pins | PIO0_10 (SCL) and PIO0_11 (SDA) support I2C Fast-mode Plus (1 Mbps) with hardware-enforced open-drain behavior - ensures bus compatibility without external FETs. |
| High-Current GPIO Drivers | Four pins support 20 mA source; two pins (PIO0_10/PIO0_11) support 20 mA sink - directly drive LEDs, small relays, or logic-level MOSFETs without buffer stages. |
| ROM-Based Peripheral Drivers | On-chip 8 kB ROM includes validated USART, I2C, and power profile APIs - reduces firmware size and accelerates development of communication stacks and low-power sequences. |
| Pattern-Match Interrupt Engine | Boolean pattern matching across eight GPIO inputs enables complex edge/level-triggered wake-up conditions - supports multi-pin security arming or fault detection without CPU intervention. |
Applications
| Lighting Control | Motor Drive |
|---|---|
Use Scenario: Dimmable LED driver with ambient light sensing and DALI/DMX interface. IC Role / Device Role / Timing Role: Main controller managing PWM dimming, UART-based DALI command parsing, and I2C sensor reads. Use Value: Switch matrix allows co-location of DALI TX/RX and I2C SDA/SCL on adjacent pins; SCTimer delivers precise 1–10 kHz PWM with dead-time insertion. | Use Scenario: Brushless DC fan controller with speed feedback and thermal protection. IC Role / Device Role / Timing Role: Real-time commutation sequencer using SCTimer outputs and Hall-effect input capture. Use Value: SCTimer input capture on three GPIO pins synchronizes with motor rotor position; MRT generates 10 ms control loop timing without CPU load. |
| Climate Management | Fire & Security |
Use Scenario: Smart thermostat with HVAC relay control, temperature/humidity sensing, and wireless module interface. IC Role / Device Role / Timing Role: System coordinator handling sensor I2C reads, relay GPIO actuation, and UART communication to Wi-Fi/BLE module. Use Value: Dual USARTs enable simultaneous sensor hub and radio interface; Deep power-down + PIO0_4 wake-up extends battery life in wireless variants. | Use Scenario: Smoke detector with acoustic alarm, self-test, and wired alarm bus interface. IC Role / Device Role / Timing Role: Safety-critical monitor executing periodic self-tests, buzzer tone generation, and bus signaling via open-drain I2C. Use Value: True open-drain I2C pins (PIO0_10/PIO0_11) meet EN54-4 fire panel bus requirements; comparator validates smoke sensor voltage thresholds. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC812M101JDH16 | 16 kB flash, 4 kB SRAM, 3 USARTs, 2 SPI, 14 GPIO - identical TSSOP16 package and pinout. | Supports larger firmware images and additional serial peripherals; same footprint for upgrade path. | Select when firmware exceeds 8 kB or requires third USART or second SPI channel. |
| STM32F030F4P6 | 16 MHz Cortex-M0, 16 kB flash, 4 kB SRAM, 1 USART, 1 SPI, 1 I2C, 15 GPIO - TSSOP20 package, no switch matrix. | Lacks peripheral routing flexibility; requires fixed peripheral pin assignments and external level shifters for 5 V I2C. | Choose for cost-sensitive, fixed-peripheral designs where layout simplicity outweighs configurability needs. |
Compared with LPC812M101JDH16, the LPC811M001JDH16FP offers identical packaging and debug interface but trades flash/SRAM capacity and peripheral count for lower BOM cost; versus STM32F030F4P6, it delivers superior I/O flexibility and integrated I2C compliance at the expense of ecosystem tooling breadth.
Availability
LPC811M001JDH16FP is available at Aetrix Electronics and suitable for lighting control, motor drive, and climate management applications requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for LPC811M001JDH16FP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC81xM product line targets cost-sensitive, low-power embedded control applications - delivering ARM Cortex-M0+ performance with flexible I/O routing, integrated analog functions, and industrial-grade reliability in compact packages.
FAQ
What is the maximum operating frequency of the LPC811M001JDH16FP?
The LPC811M001JDH16FP operates at a maximum CPU frequency of 30 MHz. This is achieved using the internal 12 MHz ±1.5% RC oscillator with PLL multiplication, an external crystal (1–25 MHz), or external clock input. The ARM Cortex-M0+ core's two-stage pipeline and single-cycle multiplier ensure deterministic execution at this rate, making the LPC811M001JDH16FP suitable for real-time control tasks such as motor commutation and LED dimming without timing jitter.
Does the LPC811M001JDH16FP support in-system programming (ISP)?
Yes, the LPC811M001JDH16FP supports In-System Programming via its built-in ROM bootloader. ISP entry is triggered by a LOW level on PIO0_1 during reset for chip revisions 1A/2A, or on PIO0_12 for revision 4C and later - both applicable to the TSSOP16 package. The ROM includes validated USART drivers and flash programming routines, enabling field firmware updates without external debug hardware. The LPC811M001JDH16FP also supports In-Application Programming (IAP) for runtime code updates.
How many GPIO pins does the LPC811M001JDH16FP have, and what configuration options are available?
The LPC811M001JDH16FP provides 14 general-purpose I/O pins. Each supports configurable pull-up/pull-down resistors, programmable open-drain mode, input inverter, and glitch filtering via the IOCON block. Four pins deliver 20 mA source current; two (PIO0_10/PIO0_11) provide 20 mA sink in true open-drain mode. All GPIOs are 5 V tolerant in digital mode, and eight support boolean pattern-match interrupt generation - enabling complex wake-up logic without CPU involvement.
Can the LPC811M001JDH16FP wake up from Deep power-down mode, and how is it configured?
Yes, the LPC811M001JDH16FP can wake up from Deep power-down mode via PIO0_4 (WAKEUP pin), which responds to a LOW-going pulse as short as 50 ns. To use this feature, PIO0_4 must be left unassigned to movable functions and externally pulled HIGH before entering Deep power-down. The LPC811M001JDH16FP also supports wake-up from USART, SPI, and I2C activity in Deep-sleep and Power-down modes. The self wake-up timer (WKT) provides additional time-based wake-up capability using the low-power 10 kHz oscillator.
What are the I2C interface capabilities of the LPC811M001JDH16FP?
The LPC811M001JDH16FP includes one I2C-bus interface supporting standard mode (100 kbps), fast mode (400 kbps), and fast-mode plus (1 Mbps). Full compliance requires assignment to the true open-drain pins PIO0_10 (SCL) and PIO0_11 (SDA), which support high-current sinking and I2C Fast-mode Plus configuration via the IOCON register. The I2C function is routed through the switch matrix, allowing flexible pin assignment - but only these two pins guarantee hardware-level open-drain behavior required for bus arbitration and voltage translation.
LPC811M001JDH16FP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC81xM
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 30MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC811M001JDH16FP FAQ
1.How can I place an order for LPC811M001JDH16FP through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC811M001JDH16FP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC811M001JDH16FP reliable?
The price and inventory of LPC811M001JDH16FP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC811M001JDH16FP is usually 5 days.
3.What payment methods are accepted for LPC811M001JDH16FP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC811M001JDH16FP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC811M001JDH16FP?
LPC811M001JDH16FP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC811M001JDH16FP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC811M001JDH16FP?
For technical support, including LPC811M001JDH16FP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC811M001JDH16FP requirements.
6.How does Aetrix verify that LPC811M001JDH16FP is sourced from the original manufacturer or authorized distributors?
All LPC811M001JDH16FP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC811M001JDH16FP meets industry standards.
7.What is the process for return or replacement of LPC811M001JDH16FP?
All LPC811M001JDH16FP units undergo pre-shipment inspection (PSI). If there is an issue with LPC811M001JDH16FP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC811M001JDH16FP part is unused and in its original packaging.
Return procedure for LPC811M001JDH16FP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC811M001JDH16FP Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

