NXP Semiconductors LPC812M101JDH16FP
- Part No.:
- LPC812M101JDH16FP
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LPC812M101JDH16FP.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,548
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC812M101JDH16FP from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 30 MHz, featuring 16 kB flash, 4 kB SRAM, and 14 GPIO pins in a TSSOP16 package. It integrates three USARTs, two SPI interfaces, one I²C-bus interface, a state-configurable timer/PWM (SCTimer), and a comparator - enabling compact embedded control in lighting, motor, and climate systems.
For engineers reviewing the LPC812M101JDH16FP datasheet, LPC812M101JDH16FP pinout, LPC812M101JDH16FP application, or LPC812M101JDH16FP equivalent, this device supports flexible peripheral routing via its switch matrix, low-power Deep-sleep/Deep power-down modes with wake-up on GPIO or serial activity, and ROM-based ISP/IAP for field firmware updates.
Technical Context
The LPC812M101JDH16FP implements an ARM Cortex-M0+ core with single-cycle I/O, NVIC, SysTick timer, and Micro Trace Buffer (MTB) for real-time debugging. Its clock system combines a 12 MHz ±1.5% internal RC oscillator, programmable PLL, crystal oscillator (1–25 MHz), and multiple low-power oscillators including a 10 kHz WKT source.
Peripheral routing is managed by a hardware switch matrix that assigns movable functions - such as USART0/1/2, SPI0/1, I²C0, SCTimer inputs/outputs, and comparator output - to any non-power GPIO pin (PIO0_0 to PIO0_17), while fixed functions (SWDIO, SWCLK, RESET, XTALIN/XTALOUT, WAKEUP) remain mapped to dedicated pins per TSSOP16 layout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, 30 MHz max - enables deterministic real-time control with <10 µs interrupt latency. |
| Memory | 16 kB flash / 4 kB SRAM - sufficient for standalone sensor fusion or motor commutation firmware without external memory. |
| GPIO Pins | 14 configurable digital I/O pins in TSSOP16 - supports mixed analog/digital operation with glitch filtering and programmable pull-up/down. |
| Serial Interfaces | 3× USART, 2× SPI, 1× I²C - full protocol support with movable pin assignment via switch matrix; I²C requires true open-drain pins PIO0_10/PIO0_11. |
| Timers & PWM | SCTimer/PWM + MRT + Self Wake-up Timer - SCTimer enables complex waveform generation (e.g., 3-phase motor control) with input capture and match outputs routed flexibly. |
| Power Modes | Deep power-down mode with 100 nA typical current - wake-up triggered by PIO0_4 pulse or serial peripheral activity, enabling battery-powered endpoint nodes. |
| Operating Range | −40 °C to 105 °C - qualified for industrial temperature environments, unlike DIP8 variant limited to 85 °C. |
Pinout & Package
TSSOP16 package (SOT403-1): 4.4 mm body width, 0.65 mm pitch, 16-pin surface-mount with exposed thermal pad not present - suitable for high-density PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RESET/PIO0_5) | Reset input / GPIO | Active-low reset with 50 ns pulse detection; doubles as general-purpose I/O when external reset not required. |
| 2 (PIO0_4/WAKEUP/TRST) | Wake-up trigger / JTAG | Wakes chip from Deep power-down on falling edge; must be pulled HIGH externally before entering deep sleep. |
| 3 (SWCLK/PIO0_3/TCK) | SWD clock / JTAG | Default Serial Wire Debug clock; enables programming and debug without JTAG header footprint. |
| 4 (SWDIO/PIO0_2/TMS) | SWD data I/O / JTAG | Bi-directional debug interface pin; supports boundary scan only in test mode. |
| 5 (PIO0_0/ACMP_I1/TDO) | Comparator input / JTAG | Analog comparator channel 1 input; also serves as TDO in boundary scan mode. |
| 6 (PIO0_6/VDDCMP) | Comparator reference / GPIO | Provides alternate VDD-based reference voltage for analog comparator; configurable as digital I/O. |
| 7 (PIO0_7) | General-purpose I/O | 5 V tolerant with programmable hysteresis and pull-up/down - usable for level-shifted sensor interfacing. |
| 8 (VSS) | Ground | Dedicated analog/digital ground pin - decoupling capacitor placement critical for ADC and comparator accuracy. |
| 9 (PIO0_13) | General-purpose I/O | Supports GPIO interrupt with boolean pattern matching - enables wake-up on multi-pin logic conditions. |
| 10 (PIO0_12) | ISP entry / GPIO | Low-level during reset initiates In-System Programming on chip revision 4C+ - replaces PIO0_1 for ISP on TSSOP16. |
| 11 (PIO0_11) | I²C SDA / GPIO | True open-drain pin - mandatory for I²C Fast-mode Plus compliance; requires external pull-up resistor. |
| 12 (VDD) | Supply voltage | 3.3 V nominal supply; internal LDO regulation allows stable operation across 2.4–3.6 V input range. |
| 13 (PIO0_10) | I²C SCL / GPIO | True open-drain pin - used with PIO0_11 for full I²C bus implementation; sink current up to 20 mA. |
| 14 (PIO0_8/XTALIN) | Clock input | Accepts 1–25 MHz crystal or external clock; input voltage limited to 1.95 V - requires series resistor if driven by 3.3 V logic. |
| 15 (PIO0_9/XTALOUT) | Clock output | Drives crystal oscillator circuit; not intended for direct connection to other ICs - use CLKOUT function for buffered clock distribution. |
| 16 (PIO0_1/ACMP_I2/CLKIN/TDI) | Comparator input / clock / JTAG | Analog comparator channel 2 input; also accepts external clock source or serves as JTAG TDI in test mode. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix Peripheral Routing | Assigns USART, SPI, I²C, SCTimer, and comparator signals to any non-power GPIO pin - eliminates fixed-function pin conflicts and simplifies PCB layout. |
| State Configurable Timer (SCTimer) | Hardware-state-machine-based PWM/timer with independent input capture and match outputs - enables precise timing of motor phase switching or LED dimming sequences. |
| ROM-Based ISP/IAP Firmware Updates | Bootloader in 8 kB ROM supports UART-based firmware reprogramming without external debugger - reduces BOM cost and enables remote field updates. |
| Deep Power-Down Wake-Up Sources | Wakes from <100 nA state via PIO0_4 pulse, USART/SPI/I²C activity, or self-wake-up timer - extends battery life in wireless sensor nodes beyond 10 years. |
| High-Current GPIO Drivers | Four pins support 20 mA source drive; two true open-drain pins support 20 mA sink - directly drives LEDs, small relays, or MOSFET gates without external buffers. |
| Pattern-Match Interrupt Engine | Boolean logic engine evaluates up to eight GPIO inputs simultaneously - triggers interrupt on custom logic states (e.g., "button + sensor = valid event") without CPU polling. |
Applications
| Lighting Control | Motor Drive Interface |
|---|---|
Use Scenario: Digital LED driver board for architectural accent lighting with DALI or 0–10 V analog dimming interface. IC Role / Device Role / Timing Role: Main controller executing PWM dimming profiles, interpreting DALI commands, and managing thermal foldback. Use Value: SCTimer generates synchronized multi-channel PWM with dead-time insertion; switch matrix routes DALI transceiver signals to optimal pins without layout redesign. |
Use Scenario: Low-voltage BLDC fan controller in HVAC systems requiring closed-loop speed regulation and fault reporting. IC Role / Device Role / Timing Role: Real-time commutation sequencer using SCTimer match events and Hall sensor inputs routed via switch matrix. Use Value: 30 MHz Cortex-M0+ executes FOC inner loop in <5 µs; 14 GPIOs accommodate Hall sensors, PWM outputs, and status LEDs in TSSOP16 footprint. |
| Industrial Sensor Node | Fire & Security Panel Interface |
Use Scenario: Battery-powered CO/motion sensor node transmitting alerts over UART-to-LoRaWAN bridge. IC Role / Device Role / Timing Role: Sleep-state manager waking on sensor interrupt, sampling ADC, formatting packet, and triggering UART transmit. Use Value: Deep power-down mode draws 100 nA; wake-up timer schedules periodic sensor reads; ROM ISP enables firmware patching over UART without JTAG. |
Use Scenario: Zone monitoring module in fire alarm panel reading smoke detector analog outputs and dry-contact inputs. IC Role / Device Role / Timing Role: Analog front-end conditioner and digital isolator interface handling 4–20 mA loops and supervised zone wiring. Use Value: Integrated comparator monitors 4–20 mA thresholds; GPIO pattern-match engine detects tamper sequences (e.g., rapid zone open/close); 105 °C rating ensures reliability in enclosure heat buildup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC811M001JDH16 | 8 kB flash / 2 kB SRAM / 14 GPIO / same TSSOP16 package - lacks third USART and second SPI. | Suitable for simpler UART-only sensor nodes where code size <64 KB and peripheral count is lower. | Select when BOM cost reduction is critical and firmware fits within 8 kB flash with no need for dual SPI or triple USART. |
| STM32F030F4P6 | 16 kB flash / 4 kB SRAM / 15 GPIO / TSSOP20 package - adds USB and higher-drive GPIO but no switch matrix or SCTimer. | Better for USB-CDC virtual COM port designs; less flexible for custom peripheral pinout due to fixed-function mapping. | Choose when USB connectivity is mandatory and pin routing flexibility is secondary to peripheral integration. |
Compared with LPC811M001JDH16, the LPC812M101JDH16FP provides expanded serial capacity and larger memory for feature-rich firmware; versus STM32F030F4P6, it trades USB for superior pin-muxing agility and ultra-low-power wake-up precision - making it optimal for space-constrained, multi-interface industrial endpoints.
Availability
LPC812M101JDH16FP is available at Aetrix Electronics and suitable for lighting control, motor drive interface, and industrial sensor node applications requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across temperature ranges.
Supply support for LPC812M101JDH16FP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC81xM product line targets cost-sensitive, space-constrained embedded applications requiring high peripheral flexibility, ultra-low power consumption, and robust industrial temperature operation - delivering Cortex-M0+ performance in minimal footprints.
FAQ
What is the maximum operating frequency of the LPC812M101JDH16FP?
The LPC812M101JDH16FP operates at a maximum CPU frequency of 30 MHz, achieved via its ARM Cortex-M0+ core with integrated PLL. This frequency is attainable using the internal 12 MHz RC oscillator, external crystal (1–25 MHz), or CLKIN signal - all supported without requiring high-frequency external components. The 30 MHz limit applies across the full −40 °C to 105 °C industrial temperature range.
Does the LPC812M101JDH16FP support in-system programming (ISP) without a debugger?
Yes, the LPC812M101JDH16FP includes an 8 kB ROM bootloader enabling UART-based In-System Programming (ISP). For chip revisions 4C and later in TSSOP16 packages like the LPC812M101JDH16FP, pulling PIO0_12 LOW during reset activates the ISP handler. This allows firmware updates directly over USART0 using standard terminal tools - eliminating dependency on SWD debuggers for field maintenance.
How many GPIO pins does the LPC812M101JDH16FP have, and what special drive capabilities do they offer?
The LPC812M101JDH16FP provides 14 general-purpose I/O pins in its TSSOP16 package. Four pins support 20 mA source drive, and two pins (PIO0_10 and PIO0_11) are true open-drain with 20 mA sink capability - suitable for driving LEDs, small relays, or I²C buses. All GPIOs feature configurable pull-up/down resistors, glitch filtering, input inversion, and hysteresis control via the IOCON block.
Can the LPC812M101JDH16FP wake up from Deep power-down mode using serial peripheral activity?
Yes, the LPC812M101JDH16FP can wake from Deep power-down mode on activity from USART0, USART1, USART2, SPI0, SPI1, or I²C0 peripherals - in addition to the dedicated PIO0_4 WAKEUP pin. This enables ultra-low-power sensor nodes to remain asleep until receiving a command or data packet, reducing average current to sub-µA levels while maintaining responsive communication readiness.
What is the role of the switch matrix in the LPC812M101JDH16FP, and which peripherals benefit from it?
The switch matrix in the LPC812M101JDH16FP dynamically routes movable peripheral functions - including all USART, SPI, I²C, SCTimer, and comparator signals - to any non-power GPIO pin (PIO0_0 to PIO0_17). This eliminates fixed pin conflicts, enables optimal PCB routing, and allows identical firmware to run across different LPC81xM package variants. Fixed functions like SWD, RESET, and XTAL remain on dedicated pins.
LPC812M101JDH16FP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC81xM
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 30MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC812M101JDH16FP FAQ
1.How can I place an order for LPC812M101JDH16FP through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC812M101JDH16FP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC812M101JDH16FP reliable?
The price and inventory of LPC812M101JDH16FP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC812M101JDH16FP is usually 5 days.
3.What payment methods are accepted for LPC812M101JDH16FP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC812M101JDH16FP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC812M101JDH16FP?
LPC812M101JDH16FP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC812M101JDH16FP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC812M101JDH16FP?
For technical support, including LPC812M101JDH16FP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC812M101JDH16FP requirements.
6.How does Aetrix verify that LPC812M101JDH16FP is sourced from the original manufacturer or authorized distributors?
All LPC812M101JDH16FP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC812M101JDH16FP meets industry standards.
7.What is the process for return or replacement of LPC812M101JDH16FP?
All LPC812M101JDH16FP units undergo pre-shipment inspection (PSI). If there is an issue with LPC812M101JDH16FP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC812M101JDH16FP part is unused and in its original packaging.
Return procedure for LPC812M101JDH16FP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC812M101JDH16FP Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

