NXP Semiconductors LPC812M101JDH16J
- Part No.:
- LPC812M101JDH16J
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LPC812M101JDH16J.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,099
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC812M101JDH16J from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 30 MHz, featuring 16 kB flash, 4 kB SRAM, and 14 GPIO pins in a TSSOP16 package. It integrates a State Configurable Timer/PWM (SCTimer), three USARTs, two SPI interfaces, one I²C-bus interface, and a comparator - enabling compact embedded control in lighting, motor, and climate systems.
For engineers reviewing the LPC812M101JDH16J datasheet, LPC812M101JDH16J pinout, LPC812M101JDH16J application, or LPC812M101JDH16J equivalent, key selection criteria include its switch-matrix–enabled peripheral routing, 5 V-tolerant GPIO with configurable pull-up/down, high-current sink on true open-drain pins, and Deep power-down wake-up capability via PIO0_4.
Technical Context
The LPC812M101JDH16J implements an ARM Cortex-M0+ core with single-cycle I/O access, NVIC, and Micro Trace Buffer (MTB) for real-time debugging. Its flexible switch matrix enables dynamic assignment of USART, SPI, I²C, and SCTimer functions to any non-power GPIO pin - decoupling peripheral logic from physical layout.
Power management includes four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down), with wake-up sources including USART/SPI/I²C activity and dedicated WAKEUP pin (PIO0_4). Clock generation supports internal 12 MHz RC oscillator (±1.5 %), external crystal (1–25 MHz), PLL, and multiple low-power oscillators for timer and watchdog functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, 30 MHz max - enables deterministic real-time control with low gate count and energy efficiency. |
| Memory | 16 kB flash / 4 kB SRAM - sufficient for firmware + data buffers in cost-sensitive industrial and consumer edge nodes. |
| GPIO Pins | 14 programmable pins in TSSOP16 - all support configurable pull-up/down, glitch filter, input invert, and 5 V tolerance. |
| Serial Interfaces | 3 × USART, 2 × SPI, 1 × I²C - full peripheral set for sensor aggregation, actuator control, and host communication. |
| Timers | SCTimer/PWM (state-configurable), MRT (4-channel), WKT - supports motor commutation, LED dimming, and periodic wake-up without CPU load. |
| Analog Function | 1 × comparator with internal/external reference - enables overvoltage detection, threshold monitoring, and simple ADC-less sensing. |
| Package | TSSOP16 (SOT403-1), 4.4 mm body width - surface-mount compatible with standard reflow profiles and board space constraints. |
Pinout & Package
Package: TSSOP16 (plastic thin shrink small outline package; 16 leads; body width 4.4 mm, SOT403-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - PIO0_13 | General-purpose I/O | 5 V-tolerant digital I/O with configurable pull-up/down, glitch filter, and hysteresis - usable for button input or status LED drive. |
| 2 - PIO0_0/ACMP_I1/TDO | Comparator input / Test Data Out | Default as GPIO; selectable as analog comparator input 1 or JTAG boundary scan output - supports voltage threshold sensing or debug visibility. |
| 3 - PIO0_12 | General-purpose I/O / ISP entry | ISP entry pin for chip versions ≥4C - LOW during reset initiates In-System Programming mode without external programmer. |
| 4 - PIO0_6/VDDCMP | Comparator reference / GPIO | Provides alternate analog reference voltage (VDDCMP) for comparator; also serves as 5 V-tolerant GPIO when not used for analog function. |
| 5 - RESET/PIO0_5 | Reset input / GPIO | Active-low hardware reset; must be pulled HIGH in Deep power-down mode - dual-role pin reduces BOM count in space-constrained designs. |
| 6 - PIO0_7 | General-purpose I/O | 5 V-tolerant GPIO with programmable open-drain mode - suitable for level-shifted control signals or wired-AND bus interfaces. |
| 7 - PIO0_4/WAKEUP/TRST | Wake-up trigger / Test Reset | Wakes device from Deep power-down on LOW pulse ≥50 ns - critical for battery-powered applications requiring ultra-low standby current. |
| 8 - VSS | Ground | Primary digital ground reference - requires low-impedance connection to PCB ground plane for noise immunity. |
| 9 - SWCLK/PIO0_3/TCK | SWD clock / JTAG clock | Serial Wire Debug clock input - enabled by default; supports in-circuit programming and real-time trace without dedicated JTAG header. |
| 10 - VDD | Supply voltage | 3.3 V nominal supply - must be decoupled with ≥100 nF ceramic capacitor near pin for stable core/peripheral operation. |
| 11 - SWDIO/PIO0_2/TMS | SWD bidirectional I/O / JTAG mode select | Single-pin debug interface supporting programming and runtime inspection - eliminates need for 5-pin JTAG connector in production test fixtures. |
| 12 - PIO0_8/XTALIN | Oscillator input | Input to internal crystal oscillator - accepts 1–25 MHz crystal or external clock source; voltage-limited to ≤1.95 V for safe operation. |
| 13 - PIO0_11 | I²C SDA / GPIO | True open-drain pin - required for I²C-bus compliance (standard/fast/fast-plus modes); external pull-up needed for bus functionality. |
| 14 - PIO0_9/XTALOUT | Oscillator output | Crystal oscillator output - drives external crystal; must connect only to XTALIN of same device or buffered clock distribution network. |
| 15 - PIO0_10 | I²C SCL / GPIO | True open-drain pin - paired with PIO0_11 for full I²C-bus implementation; supports Fast-mode Plus when configured in IOCON register. |
| 16 - PIO0_1/ACMP_I2/CLKIN/TDI | Comparator input / clock input / JTAG input | Selectable between analog comparator input 2, external clock source, or JTAG test data input - enables flexible system timing and sensing architecture. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix (SWM) | Enables dynamic routing of USART/SPI/I²C/SCTimer functions to any non-power GPIO pin - eliminates fixed peripheral pin conflicts and simplifies PCB layout. |
| High-Current Sink Drivers | 20 mA sink on true open-drain pins PIO0_10/PIO0_11 - directly drives LEDs or I²C bus loads without external transistors. |
| Deep Power-Down Wake-Up | PIO0_4 triggers wake-up from Deep power-down mode with <50 ns pulse - achieves sub-μA standby current while retaining fast response to external events. |
| On-chip ROM API | 8 kB ROM includes boot loader, IAP/ISP flash programming, USART/I²C drivers, and power profile APIs - reduces firmware size and accelerates development. |
| 5 V-Tolerant GPIO | All GPIO pins (except PIO0_10/PIO0_11 in I²C mode) tolerate 5 V inputs - interoperates with legacy 5 V logic without level shifters in mixed-voltage systems. |
Applications
| Lighting Control | Motor Drive Interface |
|---|---|
Use Scenario: Smart LED driver with dimming, color mixing, and thermal protection. IC Role / Device Role / Timing Role: Main controller executing PWM timing via SCTimer, reading ambient light/temperature sensors via I²C, and managing user interface via USART. Use Value: 14 GPIO + switch matrix allows direct connection of RGB LEDs, thermistors, and touch buttons without external logic - reducing bill-of-materials and board area. | Use Scenario: Brushless DC (BLDC) motor commutation in HVAC blowers or fans. IC Role / Device Role / Timing Role: Real-time commutation sequencer using SCTimer match/capture outputs synchronized to hall-effect sensor inputs. Use Value: SCTimer's state-based PWM generation replaces external timer ICs, while 30 MHz CPU ensures precise timing margins for 6-step commutation. |
| Climate Sensor Node | Fire/Security Panel Interface |
Use Scenario: Battery-powered indoor air quality monitor with CO₂, humidity, and VOC sensors. IC Role / Device Role / Timing Role: Low-power coordinator collecting sensor data via I²C/USART, performing basic threshold checks, and waking radio module on alarm. Use Value: Deep power-down mode with PIO0_4 wake-up achieves multi-year battery life; integrated comparator enables analog smoke detection without ADC. | Use Scenario: Zone monitoring interface in commercial fire alarm panels connecting smoke/heat detectors and sirens. IC Role / Device Role / Timing Role: Isolated peripheral manager handling dry-contact inputs, driving audible/visual alarms, and reporting status via RS-485 (via USART + external transceiver). Use Value: Three USARTs support simultaneous communication with panel MCU, local display, and external modem - eliminating need for UART expanders. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC812M101JD20 | SO20 package (20-pin), 18 GPIO, identical flash/SRAM/peripherals - no TSSOP16 footprint compatibility. | Requires larger PCB area and different land pattern; better suited for designs needing more I/O or easier hand-soldering. | Select when additional GPIO or SOIC-compatible assembly is prioritized over compact TSSOP16 footprint. |
| LPC811M001JDH16 | TSSOP16 package, 8 kB flash, 2 kB SRAM, 14 GPIO, 2 USARTs, 1 SPI - reduced memory and serial interface count. | Lower-cost option for simpler control tasks where 3rd USART or extra flash is unnecessary. | Select when firmware size <64 kB and dual USART suffices - saves cost without sacrificing pin compatibility or debug features. |
Compared with LPC812M101JDH16J, the LPC812M101JD20 offers more GPIO in a larger SO20 package, while the LPC811M001JDH16 provides identical TSSOP16 fit with reduced memory and peripheral count - enabling scalable design reuse across product tiers.
Availability
LPC812M101JDH16J is available at Aetrix Electronics and suitable for lighting control, motor drive, and climate sensor applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature ranges (−40 °C to 105 °C).
Supply support for LPC812M101JDH16J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC81xM family is designed for cost-sensitive, low-power embedded control applications - delivering ARM Cortex-M0+ performance in compact packages with flexible peripheral routing and robust power management.
FAQ
What is the maximum operating frequency of the LPC812M101JDH16J?
The LPC812M101JDH16J operates at a maximum CPU frequency of 30 MHz using its ARM Cortex-M0+ core. This frequency is achievable with the internal 12 MHz RC oscillator (trimmed to ±1.5 %), external crystal (1–25 MHz), or PLL - all supported in the TSSOP16 package variant. The 30 MHz rating applies across the full industrial temperature range (−40 °C to 105 °C).
How many GPIO pins does the LPC812M101JDH16J provide in its TSSOP16 package?
The LPC812M101JDH16J provides 14 general-purpose I/O pins in the TSSOP16 package (SOT403-1), as confirmed in Table 2 of the datasheet. These include PIO0_0 through PIO0_13, with specific fixed functions (e.g., RESET, SWD, XTAL) shared on certain pins - all configurable via the switch matrix and IOCON block.
Does the LPC812M101JDH16J support In-Application Programming (IAP)?
Yes, the LPC812M101JDH16J supports In-Application Programming (IAP) via its on-chip 8 kB ROM, which includes dedicated IAP and ISP APIs. These routines enable flash memory updates during runtime without halting the application - critical for field-upgradable firmware in lighting, motor, and security systems using the LPC812M101JDH16J.
What are the true open-drain pins on the LPC812M101JDH16J and why are they important?
The LPC812M101JDH16J has two true open-drain pins: PIO0_10 and PIO0_11. They are essential for full I²C-bus compliance (standard/fast/fast-plus modes), as they support external pull-up resistors and high-current sinking (20 mA) without internal pull-ups interfering with bus arbitration - ensuring reliable multi-master communication in sensor networks using the LPC812M101JDH16J.
Can the LPC812M101JDH16J wake up from Deep power-down mode, and if so, how?
Yes, the LPC812M101JDH16J can wake up from Deep power-down mode via a LOW-going pulse ≥50 ns on PIO0_4 (WAKEUP pin). This pin must be externally pulled HIGH before entering Deep power-down. The wake-up event resets the device and resumes execution - enabling ultra-low-power operation (<1 μA) in battery-powered climate or security sensors using the LPC812M101JDH16J.
LPC812M101JDH16J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC81xM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 30MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC812M101JDH16J FAQ
1.How can I place an order for LPC812M101JDH16J through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC812M101JDH16J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC812M101JDH16J reliable?
The price and inventory of LPC812M101JDH16J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC812M101JDH16J is usually 5 days.
3.What payment methods are accepted for LPC812M101JDH16J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC812M101JDH16J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC812M101JDH16J?
LPC812M101JDH16J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC812M101JDH16J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC812M101JDH16J?
For technical support, including LPC812M101JDH16J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC812M101JDH16J requirements.
6.How does Aetrix verify that LPC812M101JDH16J is sourced from the original manufacturer or authorized distributors?
All LPC812M101JDH16J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC812M101JDH16J meets industry standards.
7.What is the process for return or replacement of LPC812M101JDH16J?
All LPC812M101JDH16J units undergo pre-shipment inspection (PSI). If there is an issue with LPC812M101JDH16J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC812M101JDH16J part is unused and in its original packaging.
Return procedure for LPC812M101JDH16J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC812M101JDH16J Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

