NXP Semiconductors LPC822M101JDH20J
- Part No.:
- LPC822M101JDH20J
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LPC822M101JDH20J.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:8,692
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC822M101JDH20J from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 30 MHz, featuring 16 KB flash, 4 KB SRAM, a 12-bit ADC with 5 input channels, one analog comparator, and 16 GPIO pins in a TSSOP20 package - deployed in sensor gateways, portable devices, and climate control systems.
For engineers reviewing the LPC822M101JDH20J datasheet, LPC822M101JDH20J pinout, LPC822M101JDH20J application, or LPC822M101JDH20J equivalent, key selection criteria include its 16-pin TSSOP footprint, 1.8–3.6 V supply range, -40 °C to +105 °C industrial temperature rating, and support for three USARTs, four I²C interfaces (one Fast-mode Plus), and two SPI controllers via flexible switch-matrix routing.
Technical Context
The LPC822M101JDH20J integrates an ARM Cortex-M0+ core (r0p1) with single-cycle I/O and NVIC, coupled to a switch matrix enabling dynamic assignment of USART/SPI/I²C/SCT functions to any non-power pin. Its peripheral set includes a 12-bit ADC (up to 1.2 Msamples/s), SCTimer/PWM with capture/match capability, and DMA with 18 channels.
Power management features include Deep-sleep and Deep power-down modes with wake-up on USART/SPI/I²C activity or external pin (PIO0_4), supported by integrated PMU, IRC oscillator (12 MHz ±1.5 %), and PLL for CPU clock scaling. The device uses a 20-pin TSSOP package with fixed-function pins for SWD, RESET, XTAL, ADC, comparator, and VREF, while movable peripherals are routed through the switch matrix.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+ (r0p1), 30 MHz max - enables deterministic real-time control with low gate count and energy efficiency. |
| Memory | 16 KB flash / 4 KB SRAM - sufficient for compact firmware with data buffering in cost-sensitive embedded nodes. |
| ADC | 12-bit resolution, 5 input channels, 1.2 Msamples/s - supports precision analog sensing in motor control or environmental monitoring. |
| I/O Count | 16 GPIO pins in TSSOP20 - balances board space constraints with peripheral routing flexibility via switch matrix. |
| Serial Interfaces | 3 USARTs, 4 I²C (1 Fast-mode Plus @ 1 Mbit/s), 2 SPI - enables multi-protocol connectivity without external level shifters or bridges. |
| Operating Range | 1.8–3.6 V supply, -40 °C to +105 °C - suitable for battery-powered portables and industrial environments with wide thermal margins. |
| Debug Interface | Serial Wire Debug (SWD) with 4 breakpoints/2 watchpoints - provides full on-chip debug visibility without JTAG header footprint. |
Pinout & Package
Package: TSSOP20 - plastic thin shrink small outline package, 20 leads, 4.4 mm body width, lead pitch 0.65 mm, RoHS-compliant surface-mount footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: PIO0_23/ADC_3/ACMP_I4 | Analog input / comparator input | Shared pin for ADC channel 3 or comparator input 4; digital GPIO disabled when analog mode selected. |
| 2: PIO0_17/ADC_9 | Analog input | Dedicated ADC channel 9 input; not available in TSSOP20 per Table 2 - pin is NC (no connect) for LPC822M101JDH20J. |
| 3: PIO0_14/ADC_2/ACMP_I3 | Analog input / comparator input | Supports dual-role sensing: ADC channel 2 or comparator input 3, configurable via switch matrix. |
| 4: PIO0_0/ACMP_I1/TDO | Comparator input / debug output | Default GPIO; ACMP_I1 active when comparator enabled; TDO used only in boundary scan mode. |
| 5: PIO0_13/ADC_10 | Analog input | ADC channel 10 input; not available in TSSOP20 per Table 2 - pin is NC for LPC822M101JDH20J. |
| 6: VREFP | ADC reference voltage | Positive reference for ADC; must be ≤ VDD and externally decoupled for stable conversion accuracy. |
| 7: PIO0_12 | ISP entry pin | Pulled LOW during reset to enter ISP bootloader mode; critical for field firmware updates without debugger. |
| 8: VREFN | ADC reference voltage | Negative reference for ADC; tied to ground or external low-noise reference for differential measurements. |
| 9: RESET/PIO0_5 | System reset input | Active-low asynchronous reset; must be pulled HIGH externally in Deep power-down mode. |
| 10: VSS | Ground | Main digital/analog ground plane connection; requires low-inductance PCB layout for noise immunity. |
| 11: PIO0_4/ADC_11/WAKEUP/TRST | Wake-up trigger / debug reset | Primary Deep power-down wake source; LOW pulse ≥50 ns exits DPD mode; also serves as TRST in boundary scan. |
| 12: VDD | Supply voltage | 1.8–3.6 V main power rail; powers core, I/O, and analog peripherals; requires local 100 nF ceramic decoupling. |
| 13: SWCLK/PIO0_3/TCK | Debug clock | SWD clock input; default function is SWCLK; TCK active only in boundary scan mode. |
| 14: PIO0_8/XTALIN | Oscillator input | Crystal or external clock input (1–25 MHz); digital section disabled when XTAL function selected. |
| 15: SWDIO/PIO0_2/TMS | Debug I/O | SWD bidirectional data line; TMS active only in boundary scan mode; pull-up required for open-drain operation. |
| 16: PIO0_9/XTALOUT | Oscillator output | Crystal oscillator output; drives external crystal; digital section disabled when XTAL function selected. |
| 17: PIO0_11/I2C0_SDA | I²C data line | True open-drain I²C SDA; supports Fast-mode Plus (1 Mbit/s); requires external pull-up resistor. |
| 18: PIO0_1/ACMP_I2/CLKIN/TDI | Comparator input / clock input | ACMP_I2 or external clock source (CLKIN); TDI active only in boundary scan mode. |
| 19: PIO0_10/I2C0_SCL | I²C clock line | True open-drain I²C SCL; supports Fast-mode Plus (1 Mbit/s); requires external pull-up resistor. |
| 20: PIO0_15 | General-purpose I/O | Fully configurable GPIO with pull-up/down, open-drain, input invert, and digital filter options. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix Routing | Enables dynamic assignment of USART/SPI/I²C/SCT functions to any non-power pin - eliminates fixed peripheral pin conflicts and reduces PCB layer count. |
| SCTimer/PWM | State-configurable timer with input capture and PWM output - supports motor control timing, LED dimming, and encoder signal processing without CPU intervention. |
| Deep Power-Down Wake-up | Wakes from <1 µA sleep state via PIO0_4, USART, SPI, or I²C activity - extends battery life in portable and wireless sensor applications. |
| On-chip ROM APIs | Pre-validated drivers for ADC, SPI, I²C, USART, and integer division - accelerates firmware development and reduces flash usage for common operations. |
| High-Current GPIO | 20 mA source on four pins and 20 mA sink on two true open-drain pins - directly drives LEDs, small relays, or logic-level MOSFETs without external buffers. |
Applications
| Sensor Gateway | Portable Climate Control |
|---|---|
Use Scenario: Aggregating temperature, humidity, and CO₂ readings from multiple analog/digital sensors into a BLE/Wi-Fi edge node. IC Role / Device Role / Timing Role: Central MCU managing sensor polling, ADC conversions, I²C communication with environmental ICs, and UART-based host reporting. Use Value: 5-channel ADC and four I²C interfaces allow concurrent interfacing with diverse sensors; switch matrix simplifies routing on compact PCBs. | Use Scenario: Battery-powered smart thermostat with display, button interface, and fan speed control in HVAC subsystems. IC Role / Device Role / Timing Role: Real-time controller executing PID loop, driving PWM fan outputs, reading thermistor/NTC inputs, and managing user interface via GPIO/USART. Use Value: SCTimer/PWM delivers precise fan speed control; Deep-sleep mode extends battery life >1 year on coin cell; 16 GPIO support buttons, LEDs, and display lines. |
| Gaming Peripheral Controller | Fire & Security Panel Node |
Use Scenario: Low-latency USB HID gaming mouse or keyboard with motion sensing, RGB lighting, and programmable macros. IC Role / Device Role / Timing Role: Input processor handling quadrature encoder, button matrix scan, and RGB LED PWM timing via SCTimer. Use Value: Single-cycle I/O and NVIC enable sub-1 ms response; high-current GPIO drive RGB LEDs directly; USART supports firmware update over UART-to-USB bridge. | Use Scenario: Zone monitoring unit in commercial fire alarm systems detecting smoke, heat, and door contact status across 4–8 zones. IC Role / Device Role / Timing Role: Supervisory MCU performing periodic self-test, analog smoke sensor conditioning, tamper detection, and RS-485 communication with central panel. Use Value: 12-bit ADC ensures accurate smoke density measurement; -40 °C to +105 °C rating guarantees reliability in unconditioned enclosures; WWDT prevents lockup in safety-critical operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC824M201JDH20 | 32 KB flash / 8 KB SRAM / 29 GPIO / 12 ADC channels - higher memory and I/O count in same TSSOP20 package. | Required for designs needing >16 GPIO or >5 ADC channels; identical peripheral set and pin compatibility. | Select when firmware size exceeds 16 KB or additional analog/digital I/O is needed without changing PCB layout. |
| STM32F030F4P6 | 16 KB flash / 4 KB SRAM / 15 GPIO / 10-bit ADC (9 channels) - ARM Cortex-M0, no switch matrix, no SCTimer, lower ADC resolution. | Suitable for simpler control tasks without complex peripheral routing or advanced timing; lacks pattern-match engine and self-wake-up timer. | Choose for ultra-low-cost applications where peripheral flexibility and deep-sleep wake sources are not required. |
Compared with LPC822M101JDH20J, LPC824M201JDH20 offers scalable memory and I/O within identical footprint and toolchain, while STM32F030F4P6 trades switch-matrix flexibility and SCTimer capability for lower unit cost and simpler software stack - making LPC822M101JDH20J optimal for mid-complexity, power-aware designs requiring routing agility.
Availability
LPC822M101JDH20J is available at Aetrix Electronics and suitable for sensor gateways, portable climate control systems, and fire & security panel nodes requiring stable component supply, long-term industrial lifecycle support, and RoHS-compliant packaging.
Supply support for LPC822M101JDH20J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and mixed-signal integration.
The LPC82x product line was designed for cost-sensitive, low-power embedded control applications demanding high peripheral flexibility, robust industrial temperature operation, and simplified PCB design - exemplified by the LPC822M101JDH20J's switch matrix and Deep power-down architecture.
FAQ
What is the maximum operating frequency of the LPC822M101JDH20J?
The LPC822M101JDH20J operates at a maximum CPU frequency of 30 MHz using its ARM Cortex-M0+ core. This frequency is achievable with the internal 12 MHz RC oscillator (trimmed to ±1.5 %), external crystal (1–25 MHz), or PLL - all supported in the LPC822M101JDH20J's clock generation system without requiring external high-frequency components.
Does the LPC822M101JDH20J support in-application programming (IAP)?
Yes, the LPC822M101JDH20J supports Flash In-Application Programming (IAP) via on-chip ROM APIs. These pre-validated routines enable safe erasure and reprogramming of flash memory during runtime - essential for over-the-air updates and field firmware upgrades in deployed LPC822M101JDH20J systems.
How many ADC input channels does the LPC822M101JDH20J have?
The LPC822M101JDH20J has five ADC input channels (ADC_0 through ADC_4 and ADC_11), as confirmed in Table 2 of the datasheet. Although the LPC82x family supports up to 12 channels, the TSSOP20 variant - including LPC822M101JDH20J - implements only five due to pin count limitations.
Can the LPC822M101JDH20J wake from Deep power-down mode using an external pin?
Yes, the LPC822M101JDH20J can wake from Deep power-down mode using PIO0_4 (pin 11), which is designated as WAKEUP. A LOW-going pulse ≥50 ns on this pin forces exit from Deep power-down; the pin must be pulled HIGH externally before entering the mode to ensure reliable wake-up behavior in LPC822M101JDH20J deployments.
Is the LPC822M101JDH20J pin-compatible with other LPC82x TSSOP20 variants?
Yes, the LPC822M101JDH20J is pin-compatible with LPC824M201JDH20 in the TSSOP20 package. Both share identical pinout, power, reset, debug, and peripheral signal assignments - allowing hardware reuse across memory/I/O variants without PCB redesign, provided firmware accommodates differences in flash size, SRAM, and ADC channel count.
LPC822M101JDH20J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC82x
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 30MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 5x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC822M101JDH20J FAQ
1.How can I place an order for LPC822M101JDH20J through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC822M101JDH20J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC822M101JDH20J reliable?
The price and inventory of LPC822M101JDH20J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC822M101JDH20J is usually 5 days.
3.What payment methods are accepted for LPC822M101JDH20J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC822M101JDH20J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC822M101JDH20J?
LPC822M101JDH20J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC822M101JDH20J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC822M101JDH20J?
For technical support, including LPC822M101JDH20J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC822M101JDH20J requirements.
6.How does Aetrix verify that LPC822M101JDH20J is sourced from the original manufacturer or authorized distributors?
All LPC822M101JDH20J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC822M101JDH20J meets industry standards.
7.What is the process for return or replacement of LPC822M101JDH20J?
All LPC822M101JDH20J units undergo pre-shipment inspection (PSI). If there is an issue with LPC822M101JDH20J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC822M101JDH20J part is unused and in its original packaging.
Return procedure for LPC822M101JDH20J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC822M101JDH20J Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

