NXP Semiconductors LPC822M101JHI33K
- Part No.:
- LPC822M101JHI33K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
LPC822M101JHI33K.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,511
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC822M101JHI33K from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 30 MHz, featuring 16 KB flash, 4 KB SRAM, a 12-bit ADC with 12 input channels, one analog comparator, and 29 GPIO pins in a 5×5 mm HVQFN33 package - deployed in sensor gateways, portable devices, and industrial control systems.
For engineers reviewing the LPC822M101JHI33K datasheet, LPC822M101JHI33K pinout, LPC822M101JHI33K application, or LPC822M101JHI33K equivalent, key selection considerations include its switch-matrix–configured I/O flexibility, self-wake-up timer support for deep power-down wake-up via PIO0_4, I2C Fast-mode Plus capability on dedicated pins, and ROM-based APIs for ADC, SPI, and USART firmware acceleration.
Technical Context
The LPC822M101JHI33K integrates an ARM Cortex-M0+ core (r0p1) with single-cycle I/O and NVIC, coupled to a programmable switch matrix enabling dynamic assignment of USART, SPI, I2C, SCTimer/PWM, and ADC trigger functions to any non-power GPIO pin. Its peripheral set includes a 12-bit ADC (1.2 Msamples/s), dual I2C interfaces supporting Fast-mode Plus (1 Mbit/s), and a state-configurable timer (SCTimer/PWM) with multiplexed inputs from pins, ADC interrupts, or comparator outputs.
Power management features include four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down), wake-up from Deep power-down via PIO0_4 or external clock on PIO0_28, and integrated PMU with 90 µA/MHz active-mode current using the 12 MHz IRC oscillator. Clock generation supports PLL, crystal (1–25 MHz), and watchdog oscillator (9.4 kHz–2.3 MHz) sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, revision r0p1, up to 30 MHz - enables deterministic real-time control with low gate count and energy efficiency. |
| Memory | 16 KB flash / 4 KB SRAM - sufficient for compact embedded firmware with data buffering and minimal code footprint. |
| ADC | 12-bit resolution, 12-channel input, 1.2 Msamples/s - supports high-fidelity analog sensing in battery-powered portables and environmental monitors. |
| I/O Flexibility | Switch matrix routing for USART/SPI/I2C/SCT/ADC triggers to 29 GPIO pins - eliminates fixed-function pin constraints and simplifies PCB layout reuse. |
| Power Modes | Deep power-down mode with wake-up via PIO0_4 (50 ns pulse) or external clock on PIO0_28 - extends battery life in always-on sensor nodes. |
| Package | HVQFN33, 5×5×0.85 mm, 33-pin thermal-enhanced QFN - provides compact footprint and improved thermal dissipation for space-constrained designs. |
| Operating Range | 1.8 V to 3.6 V supply, −40 °C to +105 °C - suitable for industrial and automotive-adjacent environments without external level-shifting. |
Pinout & Package
HVQFN33 package: plastic thermal enhanced very thin quad flat package, no leads, 33 terminals, body size 5 × 5 × 0.85 mm, with exposed thermal pad (pin 33 = VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0/ACMP_I1/TDO | Analog comparator input 1 / JTAG test data out | Default GPIO; ACMP_I1 enables differential voltage comparison; TDO active only in boundary scan mode. |
| PIO0_2/SWDIO/TMS | Serial Wire Debug I/O / JTAG test mode select | Primary debug interface; SWDIO enabled by default; supports programming and real-time trace without JTAG overhead. |
| PIO0_3/SWCLK/TCK | Serial Wire Clock / JTAG test clock | Provides synchronous clock for SWD debugging; essential for firmware development and field updates. |
| PIO0_4/ADC_11/WAKEUP/TRST | ADC input 11 / Deep power-down wake-up trigger | WAKEUP function requires external LOW pulse ≥50 ns; must remain unassigned to movable functions if used for wake-up. |
| PIO0_5/RESET | External reset input | Active-low reset; must be pulled HIGH externally in deep power-down; can serve as GPIO if reset not required. |
| PIO0_10/I2C0_SCL | I2C-bus clock (open-drain) | True open-drain; supports Fast-mode Plus (1 Mbit/s); requires external pull-up; high-current sink when configured. |
| PIO0_11/I2C0_SDA | I2C-bus data (open-drain) | True open-drain; matches PIO0_10 for robust I2C bus implementation; compatible with standard and fast I2C peripherals. |
| VREFP / VREFN | ADC reference voltage inputs | VREFP ≤ VDD; defines full-scale ADC range; VREFN is ground reference - critical for precision analog measurement accuracy. |
| PIO0_28/WKTCLKIN | Self-wake-up timer external clock input | Accepts external clock in all power modes including deep power-down; enables precise wake-up timing independent of internal oscillators. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix I/O Routing | Assigns USART/SPI/I2C/SCT/ADC triggers to any of 29 GPIO pins - eliminates fixed peripheral pin conflicts and accelerates schematic iteration. |
| ROM-Based Peripheral APIs | Pre-compiled drivers for ADC, SPI, I2C, USART, and integer divide in on-chip ROM - reduces firmware size and startup time without external library dependencies. |
| State-Configurable Timer (SCTimer/PWM) | Hardware-state-machine timer supporting capture, match, and PWM generation with input multiplexing from pins or analog events - replaces multiple discrete timers in motor control and lighting applications. |
| Pattern-Match GPIO Interrupt | Boolean logic engine on 8 GPIO inputs triggers interrupt on configurable pin-level combinations - enables efficient event-driven wake-up without CPU polling. |
| Low-Power Deep Power-Down Mode | Sub-μA retention current with wake-up via PIO0_4 or PIO0_28 - extends multi-year battery life in wireless sensor endpoints and IoT edge nodes. |
Applications
| Sensor Gateway | Portable Wearable |
|---|---|
Use Scenario: Aggregating temperature, humidity, and motion data from multiple I2C sensors into a BLE or LoRaWAN uplink node. IC Role / Device Role / Timing Role: Central controller managing sensor polling, data preprocessing, and low-power radio coordination. Use Value: Switch matrix allows shared I2C bus routing across 4 I2C interfaces; 12-bit ADC resolves sub-degree thermal drift; deep power-down extends battery life to >2 years. | Use Scenario: Fitness tracker with heart-rate monitoring, step counting, and OLED display control. IC Role / Device Role / Timing Role: Main MCU handling analog front-end sampling, gesture detection via GPIO pattern matching, and SPI-driven display refresh. Use Value: 29 GPIO enable direct sensor interfacing without external muxes; 90 µA/MHz active current minimizes battery drain during motion sensing bursts. |
| Industrial Control Panel | Smart Lighting Node |
Use Scenario: Local HMI for HVAC or pump control with pushbuttons, LED indicators, and RS-485 communication. IC Role / Device Role / Timing Role: Real-time I/O manager executing button debouncing, LED PWM dimming, and USART-to-RS485 translation. Use Value: SCTimer/PWM generates precise 1–10 kHz LED dimming waveforms; USART fractional baud generator ensures reliable Modbus RTU timing over wide temperature ranges. | Use Scenario: DALI or 0–10 V dimmable LED driver with ambient light sensing and thermal foldback. IC Role / Device Role / Timing Role: Analog-intensive controller acquiring photodiode and thermistor readings while modulating LED current via PWM. Use Value: 12-channel ADC supports simultaneous light/temperature/current monitoring; comparator triggers immediate thermal shutdown without CPU intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC824M201JHI33 | 32 KB flash / 8 KB SRAM / 12 ADC channels vs. 16 KB / 4 KB / 12 - double memory capacity, same package and pinout. | Supports larger firmware images and more complex protocol stacks (e.g., full BLE stack + sensor fusion). | Select when firmware growth exceeds 16 KB or additional RAM is needed for buffering or RTOS tasks. |
| STM32G031F8P6 | ARM Cortex-M0+, 64 MHz max, 64 KB flash / 8 KB SRAM, 12-bit ADC (1.5 Msamples/s), but no switch matrix or SCTimer/PWM. | Lacks flexible peripheral routing and hardware state-machine timer; uses fixed-function pin mapping and standard advanced timers. | Choose for cost-sensitive applications requiring higher clock speed and larger memory, where pin flexibility and SCT functionality are not required. |
Compared with LPC822M101JHI33K, LPC824M201JHI33 offers scalable memory within identical footprint and feature set, while STM32G031F8P6 trades I/O flexibility and SCTimer for higher clock rate and larger memory - making LPC822M101JHI33K optimal for compact, analog-rich, low-power designs demanding routing agility.
Availability
LPC822M101JHI33K is available at Aetrix Electronics and suitable for sensor gateways, portable wearables, and industrial control panels requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across temperature and voltage ranges.
Supply support for LPC822M101JHI33K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with expertise in ARM-based microcontrollers and edge processing.
The LPC82x product line delivers cost-optimized, low-power 32-bit MCUs targeting resource-constrained embedded systems requiring analog integration, flexible I/O, and ultra-low-power operation - especially where legacy 8/16-bit migration or sensor-edge intelligence is needed.
FAQ
What is the maximum operating frequency of the LPC822M101JHI33K?
The LPC822M101JHI33K operates at a maximum CPU frequency of 30 MHz using its ARM Cortex-M0+ core. This frequency is achievable with the internal 12 MHz RC oscillator (trimmed to ±1.5 %), external crystal (1–25 MHz), or PLL - all supported in the LPC822M101JHI33K's clock generation system without requiring external high-frequency components.
Does the LPC822M101JHI33K support I2C Fast-mode Plus?
Yes, the LPC822M101JHI33K supports I2C Fast-mode Plus (1 Mbit/s) on dedicated pins PIO0_10 (I2C0_SCL) and PIO0_11 (I2C0_SDA), which are true open-drain with high-current sink capability when configured in Fast-mode Plus mode via the I/O configuration register.
How many ADC input channels does the LPC822M101JHI33K have?
The LPC822M101JHI33K includes a 12-bit ADC with up to 12 input channels (ADC_0 through ADC_11), as confirmed in Table 2 of the datasheet. All 12 channels are accessible in the HVQFN33 package variant, including ADC_0 to ADC_11 mapped to specific PIO0 pins.
Can the LPC822M101JHI33K wake up from Deep power-down mode?
Yes, the LPC822M101JHI33K can wake up from Deep power-down mode via two hardware sources: a LOW-going pulse ≥50 ns on PIO0_4 (WAKEUP), or an external clock signal applied to PIO0_28 (WKTCLKIN). Both paths remain active in Deep power-down, enabling reliable low-power sensor node operation.
What debug interface does the LPC822M101JHI33K support?
The LPC822M101JHI33K supports Serial Wire Debug (SWD) using pins PIO0_2 (SWDIO) and PIO0_3 (SWCLK) as the primary debug interface, with four breakpoints and two watchpoints. JTAG boundary scan (BSDL) is also supported but only in boundary scan mode, not during normal operation.
LPC822M101JHI33K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- LPC82x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 30MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 29
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 12x12b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC822M101JHI33K FAQ
1.How can I place an order for LPC822M101JHI33K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC822M101JHI33K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC822M101JHI33K reliable?
The price and inventory of LPC822M101JHI33K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC822M101JHI33K is usually 5 days.
3.What payment methods are accepted for LPC822M101JHI33K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC822M101JHI33K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC822M101JHI33K?
LPC822M101JHI33K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC822M101JHI33K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC822M101JHI33K?
For technical support, including LPC822M101JHI33K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC822M101JHI33K requirements.
6.How does Aetrix verify that LPC822M101JHI33K is sourced from the original manufacturer or authorized distributors?
All LPC822M101JHI33K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC822M101JHI33K meets industry standards.
7.What is the process for return or replacement of LPC822M101JHI33K?
All LPC822M101JHI33K units undergo pre-shipment inspection (PSI). If there is an issue with LPC822M101JHI33K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC822M101JHI33K part is unused and in its original packaging.
Return procedure for LPC822M101JHI33K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC822M101JHI33K Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

