NXP Semiconductors LPC844M201JBD48E
- Part No.:
- LPC844M201JBD48E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC844M201JBD48E.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,782
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC844M201JBD48E from NXP Semiconductors is a 32-bit Arm Cortex-M0+ microcontroller operating at up to 30 MHz, featuring 64 KB flash, 8 KB SRAM, one 12-bit ADC (12-channel, 1.2 Msps), two 10-bit DACs, and a capacitive touch interface - deployed in industrial sensor nodes and portable human-interface devices.
For engineers reviewing the LPC844M201JBD48E datasheet, LPC844M201JBD48E pinout, LPC844M201JBD48E application, or LPC844M201JBD48E equivalent, key selection criteria include its LQFP48 package with 42 GPIOs, dual I2C/USART/SPI interfaces, self-wake-up timer support, and 1.8–3.6 V single-supply operation across –40 °C to +105 °C.
Technical Context
The LPC844M201JBD48E implements an Arm Cortex-M0+ core (r0p1) with single-cycle I/O, NVIC, and Micro Trace Buffer, paired with a flexible switch matrix enabling dynamic peripheral-to-pin routing for UART, SPI, I2C, SCTimer/PWM, and ADC/DAC functions.
Its clock system integrates a factory-trimmed Free Running Oscillator (±1% over 0–70 °C) with selectable 18/24/30 MHz outputs, PLL for CPU scaling, and low-power oscillators for deep power-down wake-up via WKTCLKIN or RESET pins - all managed through the PMU and DPDCTRL register.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+ (r0p1), 30 MHz max - enables deterministic real-time control with low gate count and energy efficiency. |
| Memory | 64 KB flash (64 B page erase), 8 KB SRAM - sufficient for firmware with bootloader, IAP, and small RTOS footprint. |
| Analog Peripherals | 12-bit ADC (12 ch, 1.2 Msps), two 10-bit DACs, analog comparator - supports precision sensor signal conditioning and actuator feedback. |
| Digital Interfaces | 2 USARTs, 2 SPIs, 2 I2Cs (one Fast-mode Plus), 42 GPIOs with configurable pull-up/down and open-drain - fits compact industrial HMI and sensor gateway designs. |
| Power & Temp | 1.8–3.6 V supply, –40 °C to +105 °C operation, deep power-down with wake-up on WAKEUP/RESET - suitable for unregulated battery or wide-temperature embedded systems. |
| Package | LQFP48 (7 × 7 × 1.4 mm, SOT313-2) - standard surface-mount footprint compatible with automated assembly and thermal management in dense PCB layouts. |
Pinout & Package
LQFP48 package (SOT313-2): 48-pin plastic low-profile quad flat package, 7 mm × 7 mm body, 1.4 mm height, 0.5 mm pitch, exposed pad not specified - optimized for cost-sensitive industrial and portable applications requiring moderate I/O count.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP_I1 / TDO | Analog comparator input / JTAG test data out | Fixed-function pin supporting analog sensing or boundary scan; default GPIO mode disables analog/digital co-use. |
| PIO0_4 / ADC_11 / TRST / WAKEUP | ADC input / test reset / deep power-down wake trigger | WAKEUP function active in all power modes; LOW pulse ≥50 ns exits deep power-down - critical for ultra-low-power sleep architectures. |
| PIO0_5 / RESET | External reset input | 20–50 ns LOW pulse resets MCU; also wakes from deep power-down if externally pulled HIGH before entry - dual-role pin requires careful power sequencing. |
| PIO0_8 / XTALIN & PIO0_9 / XTALOUT | Crytal oscillator inputs | Supports 1–25 MHz external crystal; digital section disabled when used as XTAL - requires matched load capacitance and layout isolation. |
| PIO0_10 / I2C0_SCL & PIO0_11 / I2C0_SDA | I2C-bus clock/data (Fast-mode Plus capable) | True open-drain pins with 20 mA sink capability; require external pull-ups; tolerate 5 V logic levels - interoperable with legacy I2C peripherals. |
| PIO0_17 / ADC_9 / DACOUT_0 & PIO0_29 / DACOUT_1 | ADC input / DAC output pair | DAC outputs drive resistive loads directly; ADC channels share same reference (VREFP/VREFN) - enables closed-loop analog control without external DAC/ADC ICs. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix | Routes UART, SPI, I2C, SCTimer, ADC, DAC, and comparator signals to any non-power GPIO - eliminates fixed-peripheral pin conflicts and simplifies PCB layout. |
| SCTimer/PWM | 5-input/7-output state-configurable timer supporting capture, match, PWM, and event sequencing - replaces multiple discrete timers in motor control or lighting dimming. |
| Capacitive Touch Interface | Supports up to 9 X/Y electrodes (CAPT_X0–X8, CAPT_YL/YH) with hardware pattern matching - enables robust touch buttons/sliders without external controller or firmware overhead. |
| Self-Wake-Up Timer (WKT) | Clocked by FRO, low-power oscillator, or external WKTCLKIN (PIO0_28) - provides precise, ultra-low-power periodic wake-up from deep power-down for sensor polling. |
| FAIM Memory | 256-bit fast initialization memory storing boot configuration (e.g., clock source, voltage regulator mode) - reduces startup latency and enables field-programmable behavior without flash rewrites. |
Applications
| Industrial Sensor Gateway | Portable Touch-Controlled Device |
|---|---|
|
Use Scenario: Aggregating temperature, humidity, and motion data from multiple analog/digital sensors in factory-floor edge nodes. IC Role / Device Role / Timing Role: Central data acquisition and preprocessing unit with 12-bit ADC sampling, I2C sensor interfacing, and UART/USB bridge to cloud gateway. Use Value: Integrated 64 KB flash stores firmware and local logs; 42 GPIOs accommodate expansion headers; deep power-down + WKT enables 10-year battery life in wireless deployments. |
Use Scenario: Wearable fitness tracker with capacitive touch controls, LED indicators, and analog front-end for heart-rate monitoring. IC Role / Device Role / Timing Role: Main application processor managing touch UI, ADC-based photoplethysmography (PPG), DAC-driven LED current control, and low-power BLE interface. Use Value: On-chip capacitive touch engine offloads CPU; dual 10-bit DACs precisely modulate LED brightness; 1.8 V min supply extends coin-cell battery runtime. |
| Smart Lighting Controller | Fire & Security Panel Interface |
|
Use Scenario: DALI or 0–10 V dimmable LED driver with ambient light sensing and thermal derating logic. IC Role / Device Role / Timing Role: Real-time PWM generator (SCTimer), ambient ADC input, DAC-set reference for analog dimming, and I2C communication with master controller. Use Value: SCTimer's 8-match/8-state engine implements multi-channel synchronized dimming; 12-bit ADC resolves lux changes below 1%; FAIM configures startup dim level. |
Use Scenario: Zone monitoring board interfacing smoke detectors, door contacts, and siren drivers in commercial fire alarm systems. IC Role / Device Role / Timing Role: Supervisory microcontroller performing periodic sensor self-test, fault logging, watchdog supervision, and RS-485 communication with central panel. Use Value: Windowed watchdog ensures fail-safe reset; –40 °C to +105 °C rating meets EN54 environmental requirements; CRC engine validates firmware integrity during updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC845M301JBD48 | 64 KB flash, 16 KB SRAM, 5 USARTs, 4 I2Cs, capacitive touch - higher memory and peripheral count. | Supports larger firmware (e.g., Modbus TCP stack), more sensor channels, and complex UI rendering. | Select when >8 KB SRAM or >2 USARTs are required; otherwise LPC844M201JBD48E offers lower BOM cost and identical pinout. |
| STM32G031K8T6 | Arm Cortex-M0+, 64 KB flash, 8 KB SRAM, 1x12-bit ADC (19 ch), no capacitive touch, 1xDAC - different analog subsystem and no CTIO. | Better ADC channel count but lacks integrated touch engine; requires external components for touch functionality. | Choose for pure sensor acquisition without touch; avoid if capacitive UI or SCTimer-based PWM is mandatory. |
Compared with LPC845M301JBD48, the LPC844M201JBD48E reduces SRAM and serial interface count while retaining identical LQFP48 footprint and core peripherals; versus STM32G031K8T6, it delivers native capacitive touch and SCTimer flexibility at the cost of fewer ADC channels and vendor-specific toolchain dependencies.
Availability
LPC844M201JBD48E is available at Aetrix Electronics and suitable for industrial sensor gateways, portable touch-controlled devices, and smart lighting controllers requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for LPC844M201JBD48E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in Arm-based microcontrollers and edge processing.
The LPC84x product line was designed for cost-sensitive, low-power embedded systems requiring rich analog integration, flexible I/O routing, and robust real-time performance - targeting industrial HMI, sensor nodes, and portable electronics.
FAQ
What is the maximum operating frequency and core architecture of the LPC844M201JBD48E?
The LPC844M201JBD48E features an Arm Cortex-M0+ processor core (revision r0p1) with a maximum CPU frequency of 30 MHz. It includes a single-cycle multiplier and fast single-cycle I/O port, delivering deterministic real-time performance with low power consumption. The core is supported by an integrated Nested Vectored Interrupt Controller (NVIC) and Micro Trace Buffer (MTB) for debug visibility.
Does the LPC844M201JBD48E support in-application programming (IAP) and what interfaces enable it?
Yes, the LPC844M201JBD48E supports Flash In-Application Programming (IAP) via its on-chip ROM API. Programming can be performed through USART, SPI, or I2C interfaces using the ISP (In-System Programming) protocol. This allows field firmware updates without requiring a dedicated debugger, leveraging standard communication peripherals already present in the target system design.
How many GPIO pins are available on the LPC844M201JBD48E and what advanced I/O features do they support?
The LPC844M201JBD48E provides 42 general-purpose I/O pins in its LQFP48 package. These support configurable pull-up/pull-down resistors, programmable open-drain mode, input inverters, digital filtering, and independent bit set/clear/toggle control. Four pins offer 20 mA high-current source drive, and two are true open-drain with 20 mA sink capability - ideal for driving LEDs or interfacing with I2C Fast-mode Plus buses.
What analog peripherals are integrated into the LPC844M201JBD48E and what are their key specifications?
The LPC844M201JBD48E integrates a 12-bit ADC with up to 12 input channels and 1.2 Msamples/s maximum sample rate, two 10-bit DACs (DACOUT_0 and DACOUT_1), and a five-input analog comparator with internal/external reference selection. The ADC supports dual independent conversion sequences, while the DAC outputs are routed to dedicated pins (PIO0_17 and PIO0_29) for direct analog actuation.
Can the LPC844M201JBD48E wake from deep power-down mode, and if so, which pins or mechanisms support this?
Yes, the LPC844M201JBD48E can wake from deep power-down mode via three mechanisms: the dedicated WAKEUP pin (PIO0_4), the RESET pin (PIO0_5), or the self-wake-up timer (WKT) clocked by FRO, low-power oscillator, or external WKTCLKIN (PIO0_28). A LOW pulse ≥50 ns on PIO0_4 or PIO0_5 triggers wake-up; WKT enables autonomous periodic wake-up without external stimulus - critical for battery-powered sensor polling.
LPC844M201JBD48E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC84x
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 30MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 42
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC844M201JBD48E FAQ
1.How can I place an order for LPC844M201JBD48E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC844M201JBD48E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC844M201JBD48E reliable?
The price and inventory of LPC844M201JBD48E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC844M201JBD48E is usually 5 days.
3.What payment methods are accepted for LPC844M201JBD48E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC844M201JBD48E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC844M201JBD48E?
LPC844M201JBD48E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC844M201JBD48E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC844M201JBD48E?
For technical support, including LPC844M201JBD48E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC844M201JBD48E requirements.
6.How does Aetrix verify that LPC844M201JBD48E is sourced from the original manufacturer or authorized distributors?
All LPC844M201JBD48E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC844M201JBD48E meets industry standards.
7.What is the process for return or replacement of LPC844M201JBD48E?
All LPC844M201JBD48E units undergo pre-shipment inspection (PSI). If there is an issue with LPC844M201JBD48E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC844M201JBD48E part is unused and in its original packaging.
Return procedure for LPC844M201JBD48E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC844M201JBD48E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

