NXP Semiconductors LPC844M201JHI33E
- Part No.:
- LPC844M201JHI33E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
LPC844M201JHI33E.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC844M201JHI33E from NXP Semiconductors is a 32-bit Arm Cortex-M0+ microcontroller operating at up to 30 MHz, featuring 64 KB flash, 8 KB SRAM, two 10-bit DACs, one 12-bit ADC (12-channel), and capacitive touch interface - deployed in compact HVQFN33 packaging for space-constrained industrial sensor nodes and portable control systems.
For engineers reviewing the LPC844M201JHI33E datasheet, LPC844M201JHI33E pinout, LPC844M201JHI33E application, or LPC844M201JHI33E equivalent, key selection criteria include its 29 GPIO count, dual DAC support for analog output generation, self-wake-up timer with external clock input (WKTCLKIN), and switch-matrix–enabled peripheral routing flexibility across I2C, USART, and SPI interfaces.
Technical Context
The LPC844M201JHI33E implements an Arm Cortex-M0+ core (r0p1) with single-cycle I/O and NVIC, paired with a multilayer AHB matrix and Serial Wire Debug (SWD) interface. Its clock system integrates a trimmable Free Running Oscillator (FRO) at ±1% accuracy (18/24/30 MHz), PLL for CPU scaling, and low-power oscillators for deep power-down wake-up.
Digital peripherals include a 25-channel DMA controller, CRC engine, and programmable switch matrix enabling dynamic assignment of UART, I2C, SPI, SCTimer/PWM, and CTIMER functions to any non-power pin. Analog subsystem comprises a 12-bit ADC (1.2 Msps, dual sequence mode), comparator with five inputs, and two independent 10-bit DACs with dedicated output pins (DACOUT_0/DACOUT_1).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+ (r0p1), 30 MHz max - enables deterministic real-time control with low gate count and energy efficiency. |
| Memory | 64 KB flash / 8 KB SRAM - sufficient for firmware + data buffers in sensor fusion or motor commutation tasks. |
| Analog Peripherals | 12-bit ADC (12 ch, 1.2 Msps) + two 10-bit DACs - supports closed-loop analog feedback and waveform generation without external converters. |
| GPIO & Routing | 29 general-purpose I/O pins with switch matrix - allows full peripheral remapping (e.g., assign UART0 to any pin except VDD/VSS) for PCB layout optimization. |
| Power Modes | Sleep, deep-sleep, power-down, deep power-down - deep power-down draws <1 µA with wake-up via WAKEUP pin or RTC timer. |
| Package | HVQFN33 (5 × 5 × 0.85 mm) - surface-mount, thermally enhanced, footprint-compatible with space-critical wearables and IoT edge nodes. |
| Operating Range | 1.8 V to 3.6 V supply, –40 °C to +105 °C - qualified for industrial ambient and battery-powered operation. |
Pinout & Package
HVQFN33 package: 5 mm × 5 mm, 0.5 mm pitch, 33-terminal thermal-enhanced quad flat no-lead with exposed thermal pad (SOT617-11). Pin 1 index located at top-left corner per JEDEC MO-220.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pins 19, 24) | Core & I/O supply | 1.8–3.6 V input; dual pins reduce IR drop and improve noise immunity in high-speed switching. |
| VSS (Pin 33) | Ground reference | Single ground terminal; requires low-inductance connection to PCB ground plane for ADC/DAC stability. |
| VDDA / VSSA (Pins 31, 32) | Analog supply/ground | Separate analog domain; must be decoupled independently to minimize digital noise coupling into ADC/DAC paths. |
| SWDIO / PIO0_2 (Pin 7) | Debug I/O | Primary SWD interface; default-enabled for programming and real-time debugging without JTAG overhead. |
| SWCLK / PIO0_3 (Pin 6) | Debug clock | Drives SWD clock; supports breakpoints and watchpoints during active firmware execution. |
| PIO0_4 / WAKEUP (Pin 4) | Deep power-down wake source | Active-low trigger; 50 ns pulse exits deep power-down - critical for ultra-low-power sensor polling intervals. |
| PIO0_5 / RESET (Pin 3) | Hardware reset | Asynchronous reset input; also wakes device from deep power-down when externally pulled low. |
| PIO0_29 / DACOUT_1 (Pin 20) | Analog output | Dedicated 10-bit DAC output; rail-to-rail swing with 1 µs settling time - suitable for actuator biasing or calibration voltage. |
| PIO0_17 / DACOUT_0 (Pin 32) | Analog output | Second independent 10-bit DAC output; enables dual-channel analog signal generation (e.g., differential drive). |
| PIO0_28 / WKTCLKIN (Pin 5) | External wake timer clock | Accepts external clock (≤25 MHz) for precise self-wake-up timing - bypasses internal oscillator drift in long-duration sleep. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix I/O Routing | Enables dynamic assignment of UART, I2C, SPI, SCTimer, and CTIMER signals to any GPIO (except power/ground), eliminating fixed-peripheral pin conflicts. |
| Capacitive Touch Interface | Supports up to 9 X/Y sensor channels (CAPT_X0–X8, CAPT_YL/YH); integrated charge-transfer measurement avoids external RC networks. |
| Self-Wake-Up Timer (WKT) | Operates in deep power-down using FRO, external clock (WKTCLKIN), or low-power oscillator - enables sub-µA sleep with configurable wake intervals. |
| High-Current GPIO Drivers | Four pins support 20 mA source; two true open-drain pins support 20 mA sink - directly drive LEDs, small relays, or I2C Fast-mode Plus buses. |
| FRO Clock Accuracy | ±1 % over 0–70 °C and full voltage range - eliminates need for external crystal in cost-sensitive applications while maintaining timing integrity. |
Applications
| Industrial Sensor Node | Portable Thermostat Controller |
|---|---|
|
Use Scenario: Compact environmental monitor measuring temperature, humidity, and CO₂ with local display and BLE gateway interface. IC Role / Device Role / Timing Role: Central MCU managing sensor acquisition (ADC), analog conditioning (DAC for reference bias), capacitive touch UI, and low-power scheduling (WKT + deep-sleep). Use Value: 29 GPIO + switch matrix routes all interfaces onto minimal PCB area; dual DACs generate precision sensor excitation voltages without external ICs. |
Use Scenario: Battery-powered wall-mounted climate controller with touch interface, local PID loop, and wireless reporting. IC Role / Device Role / Timing Role: Real-time control unit executing HVAC logic, sampling thermistors via 12-bit ADC, driving display backlight via DACOUT_0, and detecting user input via capacitive touch engine. Use Value: Deep power-down mode (<1 µA) extends battery life; WAKEUP pin enables motion-triggered UI activation; HVQFN33 fits slim mechanical housing. |
| Smart Lighting Dimmer | IoT Edge Gateway Subsystem |
|
Use Scenario: DALI-compliant LED driver with analog dimming, thermal monitoring, and overcurrent protection. IC Role / Device Role / Timing Role: Analog interface MCU acquiring thermal sensor data (ADC), generating PWM reference (SCTimer), and adjusting current setpoint via DACOUT_1. Use Value: 12-bit ADC resolves 0.1°C thermal changes; dual DAC outputs enable simultaneous reference and offset adjustment; 30 MHz CPU handles DALI protocol stack. |
Use Scenario: Local concentrator aggregating Modbus RTU sensors and forwarding data via Ethernet/Wi-Fi to cloud platform. IC Role / Device Role / Timing Role: Protocol translation bridge with UART-to-SPI bridging, CRC validation, and buffer management between legacy fieldbus and IP network layers. Use Value: Four I2C interfaces manage local EEPROM/config storage; 25-channel DMA offloads UART/SPI transfers; switch matrix simplifies multi-protocol pin allocation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC845M301JHI33 | 64 KB flash / 16 KB SRAM / 5 USARTs / capacitive touch enabled - adds 8 KB RAM and three extra UARTs vs. LPC844M201JHI33E. | Supports more complex protocol stacks (e.g., dual UART + I2C + SPI simultaneously) and larger firmware images. | Select when firmware size exceeds 64 KB or multi-serial bridging is required; same HVQFN33 footprint enables drop-in upgrade. |
| LPC824M201JHI33 | 32 KB flash / 8 KB SRAM / no capacitive touch / 2 USARTs / no DAC - lacks DACs, touch interface, and one USART vs. LPC844M201JHI33E. | Targeted at simpler control tasks without analog output or human interface; lower BOM cost where DAC/touch unused. | Choose for cost-sensitive, non-touch applications requiring only basic ADC/UART; shares HVQFN33 package but requires firmware adaptation. |
Compared with LPC844M201JHI33E, LPC845M301JHI33 offers higher memory and peripheral headroom for scalable designs, while LPC824M201JHI33 reduces cost and complexity where DACs and capacitive touch are unnecessary - both retain identical HVQFN33 packaging and core architecture compatibility.
Availability
LPC844M201JHI33E is available at Aetrix Electronics and suitable for industrial sensor nodes, portable thermostats, smart lighting dimmers, and IoT edge gateway subsystems requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance.
Supply support for LPC844M201JHI33E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in Arm-based microcontrollers and mixed-signal integration.
The LPC84x product line targets cost-sensitive, space-constrained embedded applications demanding rich analog/mixed-signal capability, ultra-low-power operation, and flexible peripheral routing - exemplified by the LPC844M201JHI33E's HVQFN33 implementation.
FAQ
What is the maximum operating frequency of the LPC844M201JHI33E?
The LPC844M201JHI33E operates at a maximum CPU frequency of 30 MHz, achieved via its internal Free Running Oscillator (FRO) or PLL. This speed is maintained across the full 1.8 V–3.6 V supply range and –40 °C to +105 °C temperature range, ensuring deterministic real-time performance in industrial environments.
Does the LPC844M201JHI33E include built-in DACs, and what are their specifications?
Yes, the LPC844M201JHI33E integrates two independent 10-bit DACs. DACOUT_0 is routed to PIO0_17 and DACOUT_1 to PIO0_29. Both support rail-to-rail output, 1 µs settling time, and operate across the full 1.8–3.6 V supply range - enabling precision analog output for sensor biasing, calibration, or actuator control without external components.
How many GPIO pins does the LPC844M201JHI33E provide in the HVQFN33 package?
The LPC844M201JHI33E provides 29 general-purpose I/O pins in the HVQFN33 package. These include dedicated analog-capable pins (ADC/DAC/comparator), debug pins (SWDIO/SWCLK), and configurable digital I/O with pull-up/down, open-drain, and input inverter options - all accessible through the flexible switch matrix.
Can the LPC844M201JHI33E wake from deep power-down mode, and how?
Yes, the LPC844M201JHI33E supports wake-up from deep power-down mode via three sources: the dedicated WAKEUP pin (PIO0_4), the RESET pin (PIO0_5), or the Self-Wake-Up Timer (WKT) using either the internal FRO or external clock on WKTCLKIN (PIO0_28). This enables µA-level sleep with precise, event-driven resumption.
Is the LPC844M201JHI33E pin-compatible with other LPC84x variants in HVQFN33?
Yes, the LPC844M201JHI33E shares identical pinout, package dimensions, and thermal pad layout with other HVQFN33 variants in the LPC84x family, including LPC845M301JHI33 and LPC824M201JHI33. This allows hardware reuse across performance tiers, though firmware and peripheral configuration must align with each variant's feature set.
LPC844M201JHI33E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- LPC84x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 30MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 29
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC844M201JHI33E FAQ
1.How can I place an order for LPC844M201JHI33E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC844M201JHI33E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC844M201JHI33E reliable?
The price and inventory of LPC844M201JHI33E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC844M201JHI33E is usually 5 days.
3.What payment methods are accepted for LPC844M201JHI33E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC844M201JHI33E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC844M201JHI33E?
LPC844M201JHI33E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC844M201JHI33E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC844M201JHI33E?
For technical support, including LPC844M201JHI33E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC844M201JHI33E requirements.
6.How does Aetrix verify that LPC844M201JHI33E is sourced from the original manufacturer or authorized distributors?
All LPC844M201JHI33E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC844M201JHI33E meets industry standards.
7.What is the process for return or replacement of LPC844M201JHI33E?
All LPC844M201JHI33E units undergo pre-shipment inspection (PSI). If there is an issue with LPC844M201JHI33E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC844M201JHI33E part is unused and in its original packaging.
Return procedure for LPC844M201JHI33E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC844M201JHI33E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

