NXP Semiconductors LPC844M201JHI33Y
- Part No.:
- LPC844M201JHI33Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
LPC844M201JHI33Y.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:5,876
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC844M201JHI33Y from NXP Semiconductors is a 32-bit Arm Cortex-M0+ microcontroller operating at up to 30 MHz, featuring 64 KB flash, 8 KB SRAM, two 10-bit DACs, one 12-bit ADC (12-channel), and capacitive touch interface support - deployed in compact HVQFN33 packaging for space-constrained portable and industrial sensor nodes.
For engineers reviewing the LPC844M201JHI33Y datasheet, LPC844M201JHI33Y pinout, LPC844M201JHI33Y application, or LPC844M201JHI33Y equivalent, key selection criteria include its 29 GPIO count, dual DAC outputs, low-power wake-up timer clock input (WKTCLKIN), self-wake-up capability from deep power-down, and switch-matrix–based peripheral routing flexibility across I2C, USART, and SPI functions.
Technical Context
The LPC844M201JHI33Y implements an Arm Cortex-M0+ core with single-cycle I/O and nested vectored interrupt controller (NVIC), paired with a multilayer AHB matrix and Serial Wire Debug (SWD) interface. Its clock system integrates a trimmable Free Running Oscillator (FRO) at ±1% accuracy, programmable PLL, and external crystal/oscillator support up to 25 MHz.
Digital peripherals include a 25-channel DMA controller, CRC engine, input pattern match engine, and flexible switch matrix enabling dynamic assignment of UART, SPI, I2C, SCTimer/PWM, and analog functions to 29 available pins. Analog subsystem comprises a 12-bit ADC with dual conversion sequences, comparator with five inputs, and two independent 10-bit DACs with dedicated output pins (DACOUT_0 on PIO0_17, DACOUT_1 on PIO0_29).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+ @ up to 30 MHz - enables deterministic real-time control with low gate count and energy-per-instruction efficiency. |
| Memory | 64 KB flash / 8 KB SRAM - sufficient for firmware with bootloader, sensor fusion logic, and local data buffering without external memory. |
| Analog Peripherals | 12-bit ADC (12 channels, 1.2 Msps) + two 10-bit DACs - supports closed-loop analog control and precision signal generation in motor/sensor interfaces. |
| Digital Interfaces | 2 USARTs, 2 I2C (one Fast-mode Plus), 2 SPI - provides dual serial communication paths for sensor aggregation and host connectivity in constrained layouts. |
| GPIO & Routing | 29 configurable GPIO pins with switch matrix - allows full peripheral remapping to avoid PCB routing conflicts and simplify layout in HVQFN33 footprint. |
| Power Management | Deep power-down mode with WAKEUP/RESET pin wake-up and WKTCLKIN external clock input - extends battery life in intermittent-sensing applications. |
| Operating Range | 1.8 V to 3.6 V supply, –40 °C to +105 °C - suitable for industrial and automotive-adjacent environments without derating. |
Pinout & Package
HVQFN33 package: 5 mm × 5 mm, 0.85 mm height, 33-terminal thermal-enhanced no-lead quad flat package with exposed thermal pad - optimized for high-density PCBs and thermal performance in fanless embedded systems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP_I1 / TDO | Analog comparator input 1 / JTAG test data out | Shared analog/digital function; default GPIO; comparator input usable when digital section disabled. |
| PIO0_4 / ADC_11 / TRST / WAKEUP | ADC channel 11 / test reset / deep power-down wake trigger | Active-low 50 ns pulse wakes chip from deep power-down; must remain unassigned if used as WAKEUP. |
| PIO0_5 / RESET | External reset input | 20–50 ns low pulse initiates full reset; also wakes from deep power-down; requires external pull-up in DPD mode. |
| PIO0_17 / ADC_9 / DACOUT_0 | ADC input 9 / DAC output 0 | Dedicated analog output pin; DACOUT_0 active only when configured via DAC register; ADC function disabled when DAC enabled. |
| PIO0_29 / DACOUT_1 | DAC output 1 | Second independent 10-bit DAC output; supports simultaneous dual-channel analog generation with DACOUT_0. |
| VDD / VSS / VDDA / VSSA | Core/analog power and ground rails | Separate analog/digital supplies reduce noise coupling; VDDA/VSSA must be filtered independently for ADC/DAC accuracy. |
| SWDIO / PIO0_2 / TMS SWCLK / PIO0_3 / TCK |
Serial Wire Debug I/O and clock | Default debug interface; SWD enabled at reset; JTAG functions only active in boundary scan mode. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix Peripheral Routing | Enables dynamic assignment of UART, SPI, I2C, SCTimer, and ADC triggers to any non-power pin - eliminates fixed-function pin conflicts and reduces layer count in PCB design. |
| Self-Wake-Up Timer (WKT) | Operates from FRO, low-power oscillator, or external clock (WKTCLKIN on PIO0_28) - allows precise, ultra-low-power periodic wake-up from deep power-down without CPU intervention. |
| Dual 10-bit DAC Outputs | DACOUT_0 (PIO0_17) and DACOUT_1 (PIO0_29) provide independent voltage outputs - enables analog waveform generation, bias control, or sensor calibration signals without external DAC ICs. |
| Capacitive Touch Interface | Supports up to 9 X/Y sensor inputs (CAPT_X0–X8, CAPT_YL/YH) - enables direct integration of touch buttons/sliders in wearables and HMI without dedicated touch controller. |
| Low-Power Operation Modes | Sleep, deep-sleep, power-down, and deep power-down modes with wake-up on USART/I2C/SPI activity or WAKEUP/RESET pin - extends battery life in intermittent-sensing applications beyond 1 year. |
Applications
| Industrial Sensor Node | Portable Wearable HMI |
|---|---|
|
Use Scenario: Compact environmental monitoring node collecting temperature, humidity, and motion data for wireless transmission. IC Role / Device Role / Timing Role: Central MCU managing ADC sampling, DAC-based sensor biasing, I2C sensor reads, and low-power sleep/wake cycles. Use Value: 29 GPIO + switch matrix routes all required interfaces into HVQFN33 footprint; dual DACs calibrate analog sensors; WKT enables 10-second wake intervals with <1 µA deep power-down current. |
Use Scenario: Fitness tracker with touch-sensitive controls, LED feedback, and battery telemetry. IC Role / Device Role / Timing Role: System controller handling capacitive touch detection, PWM-driven LED dimming, and battery voltage ADC monitoring. Use Value: Integrated CAPT_X/Y inputs eliminate external touch IC; 12-bit ADC measures battery voltage with <1% error; dual DACs drive analog front-end circuits for biometric sensing. |
| Smart Lighting Control | Fire/Security Panel Interface |
|
Use Scenario: DALI-compatible LED driver module regulating brightness and color temperature via analog voltage references. IC Role / Device Role / Timing Role: Analog output generator producing precision 0–10 V control signals using DAC outputs and timing-critical PWM dimming. Use Value: Two independent 10-bit DACs deliver stable, glitch-free 0–10 V and 0–5 V references; SCTimer/PWM provides synchronized LED switching with <1% duty cycle resolution. |
Use Scenario: Zone monitor in fire alarm panel reading smoke detector analog outputs and driving relay isolation. IC Role / Device Role / Timing Role: Signal conditioner converting detector analog voltages to digital values and generating fault alerts via USART to central controller. Use Value: 12-bit ADC achieves 0.1% full-scale resolution for smoke threshold detection; wide –40 °C to +105 °C range ensures reliability in enclosure temperature extremes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC845M301JHI33 | 64 KB flash / 16 KB SRAM / 5 USARTs / 4 I2C / capacitive touch - adds 8 KB SRAM and 3 extra USARTs vs. LPC844M201JHI33Y. | Preferred where larger firmware (e.g., BLE stack + sensor fusion) or multi-sensor UART bridging is required. | Select LPC845M301JHI33 when additional memory and serial interfaces justify cost premium; otherwise LPC844M201JHI33Y offers optimal BOM cost for simpler nodes. |
| LPC824M201JHI33 | 32 KB flash / 8 KB SRAM / 2 USARTs / 2 I2C / no capacitive touch - lacks CAPT interface and has half flash capacity. | Suitable for basic control tasks without touch or high-resolution analog requirements. | Choose LPC824M201JHI33 only if touch interface and second DAC are unnecessary; LPC844M201JHI33Y retains full analog feature set at same pin count and price tier. |
Compared with LPC845M301JHI33, LPC844M201JHI33Y trades flash/SRAM headroom and serial interface count for identical package and lower cost - while compared with LPC824M201JHI33, it adds capacitive touch and dual DACs without increasing footprint or power consumption.
Availability
LPC844M201JHI33Y is available at Aetrix Electronics and suitable for industrial sensor nodes, portable wearables, smart lighting controllers, and fire/security panel interfaces requiring stable component supply and long-term manufacturability.
Supply support for LPC844M201JHI33Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with broad MCU, RF, and security IP portfolios.
The LPC84x family targets cost-sensitive, low-power embedded applications needing rich analog integration and flexible peripheral routing - designed specifically for sensor edge nodes, HMI interfaces, and compact industrial controllers.
FAQ
What is the maximum operating frequency of the LPC844M201JHI33Y?
The LPC844M201JHI33Y operates at a maximum CPU frequency of 30 MHz, achieved via its internal Free Running Oscillator (FRO) or PLL. The FRO delivers ±1% accuracy across 0 °C to 70 °C, and the PLL enables full-speed operation without requiring an external high-frequency crystal - making the LPC844M201JHI33Y suitable for timing-critical control loops in motor or lighting applications.
How many analog-to-digital converter (ADC) channels does the LPC844M201JHI33Y support?
The LPC844M201JHI33Y integrates a single 12-bit ADC with up to 12 input channels (ADC_0 through ADC_11), supporting sample rates up to 1.2 Msps and two independent conversion sequences. Channel ADC_11 is mapped to PIO0_4, which also serves as the WAKEUP pin - requiring careful configuration to avoid conflict between ADC sampling and deep power-down wake functionality in the LPC844M201JHI33Y.
Does the LPC844M201JHI33Y include built-in digital-to-analog converters (DACs)?
Yes, the LPC844M201JHI33Y features two independent 10-bit DACs: DACOUT_0 on PIO0_17 and DACOUT_1 on PIO0_29. Both outputs support voltage generation with monotonicity and <±1 LSB integral nonlinearity, enabling analog biasing, sensor calibration, or reference signal generation - all without external DAC components in the LPC844M201JHI33Y design.
What package type is used for the LPC844M201JHI33Y?
The LPC844M201JHI33Y uses the HVQFN33 package: a 5 mm × 5 mm, 0.85 mm height, thermally enhanced no-lead quad flat package with 33 terminals and an exposed thermal pad. This package supports high-density PCB layouts and efficient heat dissipation in space-constrained applications such as wearables and sensor modules using the LPC844M201JHI33Y.
Can the LPC844M201JHI33Y wake up from deep power-down mode using an external signal?
Yes, the LPC844M201JHI33Y supports wake-up from deep power-down mode via two dedicated pins: PIO0_4 (WAKEUP) and PIO0_5 (RESET). A LOW-going pulse as short as 50 ns on either pin exits deep power-down and initiates wake-up sequence. The WAKEUP pin (PIO0_4) must remain unassigned to movable functions if used - a critical constraint confirmed in the LPC844M201JHI33Y datasheet Section 7.2.
LPC844M201JHI33Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- LPC84x
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 30MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 29
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC844M201JHI33Y FAQ
1.How can I place an order for LPC844M201JHI33Y through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC844M201JHI33Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC844M201JHI33Y reliable?
The price and inventory of LPC844M201JHI33Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC844M201JHI33Y is usually 5 days.
3.What payment methods are accepted for LPC844M201JHI33Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC844M201JHI33Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC844M201JHI33Y?
LPC844M201JHI33Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC844M201JHI33Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC844M201JHI33Y?
For technical support, including LPC844M201JHI33Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC844M201JHI33Y requirements.
6.How does Aetrix verify that LPC844M201JHI33Y is sourced from the original manufacturer or authorized distributors?
All LPC844M201JHI33Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC844M201JHI33Y meets industry standards.
7.What is the process for return or replacement of LPC844M201JHI33Y?
All LPC844M201JHI33Y units undergo pre-shipment inspection (PSI). If there is an issue with LPC844M201JHI33Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC844M201JHI33Y part is unused and in its original packaging.
Return procedure for LPC844M201JHI33Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC844M201JHI33Y Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

