NXP Semiconductors LPC845M301JHI33Y
- Part No.:
- LPC845M301JHI33Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
LPC845M301JHI33Y.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:10,759
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC845M301JHI33Y from NXP Semiconductors is a 32-bit Arm Cortex-M0+ microcontroller operating at up to 30 MHz, featuring 64 KB flash, 16 KB SRAM, one 12-bit ADC (12-channel, 1.2 Msps), two 10-bit DACs, and capacitive touch interface - deployed in compact sensor gateways and portable industrial controls.
For engineers reviewing the LPC845M301JHI33Y datasheet, LPC845M301JHI33Y pinout, LPC845M301JHI33Y application, or LPC845M301JHI33Y equivalent, this page delivers verified package mapping (HVQFN33), confirmed peripheral count (5 USARTs, 4 I2C, 2 SPI), validated GPIO count (29 pins), and real-world timing/performance constraints for rapid embedded system integration.
Technical Context
The LPC845M301JHI33Y implements an Arm Cortex-M0+ core (r0p1) with single-cycle I/O and NVIC, paired with a multilayer AHB matrix and Serial Wire Debug (SWD) with four breakpoints. Its clock system integrates a ±1% trimmed Free Running Oscillator (FRO) at 18/24/30 MHz, programmable PLL, and low-power wake-up timer clocked from FRO or external source.
Peripheral routing uses a flexible switch matrix enabling function assignment to any non-power pin; fixed functions include SWDIO/SWCLK on PIO0_2/PIO0_3, RESET on PIO0_5, and WAKEUP on PIO0_4. The device supports hardware-triggered DMA (25 channels) and pattern-matching GPIO interrupts across eight inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+ (r0p1), 30 MHz max - enables deterministic real-time control with low interrupt latency and efficient code density. |
| Memory | 64 KB flash (64-byte page erase), 16 KB SRAM (dual 8 KB banks) - supports IAP, ISP, and MTB trace buffer allocation without memory contention. |
| Analog Peripherals | 12-bit ADC (12 ch, 1.2 Msps, dual sequence), two 10-bit DACs, analog comparator (5 inputs) - enables simultaneous sensor acquisition and analog output in closed-loop systems. |
| Digital Interfaces | 5 USARTs (fractional baud), 4 I2C (1x Fast-mode Plus @ 1 Mbit/s), 2 SPI - provides multi-protocol connectivity for sensor fusion and host communication. |
| Timers & PWM | SCTimer/PWM (5 inputs/7 outputs, 8 states/events), 32-bit CTIMER, 4-channel MRT, self-wake-up timer - supports complex motor timing, LED dimming, and low-power periodic wake-up. |
| Power & Packaging | 1.8–3.6 V supply, -40°C to +105°C operation, HVQFN33 (5×5×0.85 mm) - suitable for space-constrained industrial and portable designs with extended thermal range. |
Pinout & Package
HVQFN33 package: 5 mm × 5 mm body, 0.85 mm height, 33-terminal thermal-enhanced no-lead construction with exposed thermal pad (pin 33 = VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIO0_0 / ACMP_I1 / TDO | Analog comparator input 1 / JTAG test data out | Default GPIO; selectable as comparator input or boundary scan output - enables analog threshold detection or debug visibility without pin duplication. |
| PIO0_4 / ADC_11 / TRST / WAKEUP | ADC input 11 / test reset / deep power-down wake trigger | Active-low wake signal with 50 ns pulse sensitivity - allows ultra-low-power sleep recovery without external circuitry when used as WAKEUP. |
| PIO0_5 / RESET | External reset input | 20–50 ns low pulse resets CPU and peripherals - also wakes from deep power-down if externally pulled high before entry. |
| PIO0_28 / WKTCLKIN | Self-wake-up timer external clock input | Accepts external clock in all power modes including deep power-down - enables precise, asynchronous wake timing independent of internal oscillators. |
| PIO0_17 / ADC_9 / DACOUT_0 | ADC input 9 / DAC output 0 | Shared analog pin supporting simultaneous acquisition and output - simplifies PCB layout in feedback control loops requiring both sensing and actuation. |
| VDDA / VSSA | Analog supply / analog ground | Separate analog domain pins - mandatory for ADC/DAC accuracy; require dedicated filtering and isolation from digital noise sources. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix I/O Routing | Assigns movable peripherals (I2C, USART, SPI, SCT, CTIMER) to any non-power pin - eliminates fixed-function pin conflicts and enables optimal PCB layout reuse. |
| Capacitive Touch Interface | Supports up to 9 X/Y electrodes (CAPT_X0–X8, CAPT_YL/YH) - enables direct integration of touch buttons/sliders without external controller or firmware overhead. |
| Low-Power Wake-Up Timer (WKT) | Clocked by FRO, external source, or low-power oscillator - provides sub-millisecond wake precision from deep power-down with <1 µA current draw. |
| High-Current GPIO Drivers | 20 mA source on PIO0_10/PIO0_11; 20 mA sink on true open-drain pins - drives LEDs, small relays, or I2C buses directly without external buffers. |
| Hardware Pattern-Match Engine | Boolean logic on 8 GPIO inputs triggers interrupt or DMA - detects complex button combinations or safety interlock states in hardware, reducing CPU load. |
Applications
| Smart Sensor Node | Industrial Control Panel |
|---|---|
Use Scenario: Compact environmental monitor collecting temperature, humidity, and air quality via analog/digital sensors, transmitting data over I2C to gateway MCU. IC Role / Device Role / Timing Role: Central sensor hub executing ADC sampling, DAC reference generation, and I2C master arbitration with configurable timing. Use Value: Integrated 12-bit ADC (1.2 Msps) and dual DACs enable high-fidelity analog front-end; 29 GPIOs support direct sensor interfacing without expansion. |
Use Scenario: Local HMI for PLC subsystem with tactile buttons, LED indicators, and serial communication to main controller. IC Role / Device Role / Timing Role: Real-time I/O manager handling capacitive touch decoding, LED PWM dimming, and UART command parsing. Use Value: Built-in capacitive touch interface reduces BOM cost; SCTimer/PWM generates precise LED dimming waveforms; 5 USARTs support multi-protocol diagnostics. |
| Portable Medical Device | Fire & Security Sensor Module |
Use Scenario: Battery-powered pulse oximeter acquiring analog photodiode signals, computing SpO₂, and displaying results on segmented LCD. IC Role / Device Role / Timing Role: Signal acquisition processor running ADC sequences, digital filtering, and low-power display timing via CTIMER. Use Value: Dual 10-bit DACs generate precise LED drive currents; 16 KB SRAM accommodates real-time FFT processing; HVQFN33 footprint minimizes board area. |
Use Scenario: Smoke/heat detector with analog smoke chamber output, temperature compensation, and wired alarm signaling. IC Role / Device Role / Timing Role: Analog condition monitor performing ADC-based threshold detection, comparator hysteresis, and self-test sequencing. Use Value: Analog comparator with 5 inputs enables multi-sensor voting logic; WAKEUP pin allows immediate response to alarm events from deep power-down. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC845M301JBD48 | LQFP48 package (48 pins), 42 GPIOs, same 64 KB flash/16 KB SRAM, full capacitive touch support | Requires larger PCB footprint but offers more GPIOs and full peripheral routing flexibility | Select when additional I/O or legacy LQFP assembly capability is required; not pin-compatible with HVQFN33. |
| LPC824M201JHI33 | HVQFN33 package, 32 KB flash, 8 KB SRAM, no capacitive touch, 2 USARTs, 2 I2C, 1 DAC | Lower memory and peripheral count; lacks touch interface and second DAC | Choose for cost-sensitive, lower-complexity applications where touch and dual DAC are unnecessary. |
Compared with LPC845M301JHI33Y, the LPC845M301JBD48 provides greater I/O scalability in a larger package, while the LPC824M201JHI33 reduces cost and footprint at the expense of analog capability and interface count - making LPC845M301JHI33Y optimal for space-constrained, mixed-signal edge nodes requiring touch and dual DAC.
Availability
LPC845M301JHI33Y is available at Aetrix Electronics and suitable for sensor gateways, portable medical devices, and fire & security modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for LPC845M301JHI33Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with broad MCU, RF, and security IP portfolios.
The LPC84x product line targets cost-sensitive, low-power embedded systems needing rich analog/mixed-signal integration and flexible I/O routing - designed specifically for sensor hubs, HMI controllers, and smart peripherals.
FAQ
What is the maximum operating frequency and core architecture of the LPC845M301JHI33Y?
The LPC845M301JHI33Y features an Arm Cortex-M0+ core (revision r0p1) with a maximum CPU frequency of 30 MHz. It includes a single-cycle multiplier and fast single-cycle I/O port, delivering deterministic real-time performance ideal for time-critical control tasks. The core operates within a 1.8 V to 3.6 V supply range and supports temperatures from -40°C to +105°C.
How many GPIO pins does the LPC845M301JHI33Y provide in its HVQFN33 package?
The LPC845M301JHI33Y provides 29 general-purpose I/O pins in the HVQFN33 package. These include configurable pull-up/pull-down resistors, programmable open-drain mode, input inverters, and digital filters. Eight of these GPIOs support boolean pattern-matching for hardware-accelerated interrupt generation.
Does the LPC845M301JHI33Y support capacitive touch sensing, and how many electrodes can it handle?
Yes, the LPC845M301JHI33Y includes a dedicated Capacitive Touch Interface supporting up to nine electrodes: CAPT_X0 through CAPT_X8 and CAPT_YL/CAPT_YH. This enables implementation of touch buttons, sliders, or proximity sensing without external components or significant firmware overhead - confirmed in the LPC84x datasheet Rev. 2.1.
What analog peripherals are integrated into the LPC845M301JHI33Y?
The LPC845M301JHI33Y integrates a 12-bit ADC with up to 12 input channels and 1.2 Msps sample rate, two independent 10-bit DACs (DACOUT_0 and DACOUT_1), and a five-input analog comparator with selectable internal/external reference. These peripherals operate from the dedicated VDDA/VSSA supply domain to ensure signal integrity.
Can the LPC845M301JHI33Y wake from deep power-down mode using an external pin?
Yes, the LPC845M301JHI33Y can wake from deep power-down mode via the PIO0_4 pin configured as WAKEUP. A LOW-going pulse as short as 50 ns on this pin exits deep power-down and resumes execution. The pin must be externally pulled HIGH before entering deep power-down mode to ensure reliable wake behavior.
LPC845M301JHI33Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- LPC84x
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 30MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 29
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 12x12b; D/A 1x10b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC845M301JHI33Y FAQ
1.How can I place an order for LPC845M301JHI33Y through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC845M301JHI33Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC845M301JHI33Y reliable?
The price and inventory of LPC845M301JHI33Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC845M301JHI33Y is usually 5 days.
3.What payment methods are accepted for LPC845M301JHI33Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC845M301JHI33Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC845M301JHI33Y?
LPC845M301JHI33Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC845M301JHI33Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC845M301JHI33Y?
For technical support, including LPC845M301JHI33Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC845M301JHI33Y requirements.
6.How does Aetrix verify that LPC845M301JHI33Y is sourced from the original manufacturer or authorized distributors?
All LPC845M301JHI33Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC845M301JHI33Y meets industry standards.
7.What is the process for return or replacement of LPC845M301JHI33Y?
All LPC845M301JHI33Y units undergo pre-shipment inspection (PSI). If there is an issue with LPC845M301JHI33Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC845M301JHI33Y part is unused and in its original packaging.
Return procedure for LPC845M301JHI33Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC845M301JHI33Y Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

