NXP Semiconductors LPC845M301JHI48K
- Part No.:
- LPC845M301JHI48K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
LPC845M301JHI48K.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 48HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC845M301JHI48K from NXP Semiconductors is a 32-bit Arm Cortex-M0+ microcontroller operating at up to 30 MHz, featuring 64 KB flash, 16 KB SRAM, a 12-bit ADC with 12-channel input, two 10-bit DACs, and capacitive touch interface - deployed in sensor gateways and portable human-interface devices requiring low-power mixed-signal control.
For engineers reviewing the LPC845M301JHI48K datasheet, LPC845M301JHI48K pinout, LPC845M301JHI48K application, or LPC845M301JHI48K equivalent, this page delivers verified package mapping (HVQFN48), confirmed peripheral count (5 USARTs, 4 I2C, 2 SPI), validated GPIO count (42 pins), and real-world timing/performance constraints for rapid schematic integration and firmware bring-up.
Technical Context
The LPC845M301JHI48K implements an Arm Cortex-M0+ core (r0p1) with single-cycle I/O and nested vectored interrupt controller (NVIC), paired with a multilayer AHB matrix for deterministic peripheral access. Its clock system integrates a factory-trimmed Free Running Oscillator (FRO) delivering ±1% accuracy across 0–70°C and supports PLL-based CPU scaling to 30 MHz without external crystal dependency.
Peripherals are routed via a programmable switch matrix enabling function assignment to any non-power pin - including SCTimer/PWM outputs, ADC triggers, and I2C/USART signals - while retaining independent GPIO bit-set/clear/toggle control and boolean pattern-matching interrupts on eight inputs for event-driven wake-up from deep power-down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+ (r0p1), 30 MHz max - enables deterministic real-time control with <100 ns interrupt latency and single-cycle GPIO manipulation. |
| Memory | 64 KB flash / 16 KB SRAM (dual 8 KB banks) - supports concurrent code execution and Micro Trace Buffer (MTB) logging without memory contention. |
| Analog Peripherals | 12-bit ADC (12 ch, 1.2 Msps), two 10-bit DACs, analog comparator (5 inputs) - provides precision sensor signal acquisition and analog output generation in compact embedded systems. |
| Digital Interfaces | 5 USARTs, 4 I2C (1 Fast-mode Plus @ 1 Mbit/s), 2 SPI - enables multi-protocol connectivity to sensors, displays, and host controllers with flexible pin assignment via switch matrix. |
| Timers & Control | SCTimer/PWM (5 inputs/7 outputs), 32-bit general-purpose timer, 4-channel MRT, self-wake-up timer - supports motor commutation, LED dimming, and low-power periodic wake-up without CPU intervention. |
| Power & Packaging | 1.8–3.6 V supply, -40°C to +105°C operation, HVQFN48 (7×7×0.85 mm) - suitable for space-constrained industrial and portable applications with extended thermal requirements. |
Pinout & Package
HVQFN48 package: plastic thermal-enhanced very thin quad flat package, 48 terminals, body size 7 mm × 7 mm × 0.85 mm, exposed thermal pad, leadless construction - optimized for high-density PCB layouts and improved thermal dissipation in fanless designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SWDIO/PIO0_2/TMS | Serial Wire Debug I/O | Primary debug interface; default enabled at reset; supports boundary scan TMS in JTAG mode - essential for firmware development and production programming. |
| SWCLK/PIO0_3/TCK | Serial Wire Clock | Clock input for SWD communication; required for debug session initialization and trace synchronization - must be driven externally during programming. |
| PIO0_4/ADC_11/TRST/WAKEUP | Wake-up trigger input | Active-low deep power-down wake source; 20 ns glitch filter; retains functionality in DPD mode - enables ultra-low-power sensor polling without RTC overhead. |
| RESET/PIO0_5 | External reset input | Asynchronous active-low reset; 20–50 ns pulse width requirement; also wakes device from deep power-down - critical for system-level fault recovery and safe boot sequencing. |
| PIO0_10/I2C0_SCL | I2C-bus clock line | True open-drain, Fast-mode Plus capable (1 Mbit/s); requires external pull-up; high-current sink driver - ensures robust communication with legacy and high-speed I2C peripherals. |
| PIO0_11/I2C0_SDA | I2C-bus data line | True open-drain, Fast-mode Plus capable (1 Mbit/s); shares same electrical specs as SCL - enables bidirectional data exchange with I2C sensors and EEPROMs. |
| PIO0_17/ADC_9/DACOUT_0 | Analog I/O multiplexed pin | Configurable as ADC input channel 9 or DAC output 0; analog section disabled when used as GPIO - supports closed-loop feedback or analog actuator drive in same pin. |
| PIO0_29/DACOUT_1 | DAC output 1 | Dedicated 10-bit voltage output; rail-to-rail swing; no external buffer required - drives analog front-ends, bias circuits, or audio tone generators directly. |
| VDDA / VSSA | Analog power supply | Separate 1.8–3.6 V analog domain with dedicated ground - isolates noise-sensitive ADC/DAC operation from digital switching transients. |
| VDD / VSS | Digital power supply | Main I/O and core supply; supports 5 V-tolerant GPIOs (with configuration) - simplifies level-shifting in mixed-voltage systems. |
Key Features
| Feature | Design Value |
|---|---|
| Switch Matrix I/O Routing | Assigns movable peripheral functions (USART, I2C, SPI, SCTimer) to any non-power pin - eliminates fixed-function layout constraints and enables optimal signal routing. |
| Capacitive Touch Interface | Supports up to 9 X/Y electrodes (CAPT_X0–X8, CAPT_YL/YH) with hardware-accelerated scanning - enables button/slider/knob UI without external IC or firmware overhead. |
| Self-Wake-Up Timer (WKT) | Runs from FRO, low-power oscillator, or external clock (PIO0_28) in deep power-down - allows precise, sub-second wake intervals without external RTC or crystal. |
| High-Current GPIO Drivers | 20 mA source on PIO0_10/PIO0_11; 20 mA sink on true open-drain pins - directly drives LEDs, small relays, or logic-level MOSFETs without external drivers. |
| Pattern-Match GPIO Interrupt | Boolean logic engine on 8 GPIO inputs detects user-defined edge/level combinations - enables complex wake conditions (e.g., "button + motion" before full wake). |
Applications
| Sensor Gateway | Portable Wearable |
|---|---|
Use Scenario: Aggregating temperature, humidity, and motion data from multiple I2C/SPI sensors for BLE/Wi-Fi upload. IC Role / Device Role / Timing Role: Central MCU managing sensor polling, data fusion, and wireless interface timing via SCTimer-triggered UART bursts. Use Value: 42 GPIOs and switch matrix enable direct sensor connection without muxing; 12-bit ADC resolves sub-0.1°C thermal drift; low-power modes extend battery life to >1 year. |
Use Scenario: Fitness tracker with capacitive touch controls, heart-rate analog front-end, and LED status indicators. IC Role / Device Role / Timing Role: Mixed-signal controller handling touch scan, ADC sampling of photodiode signals, and PWM-driven RGB LED animation. Use Value: Integrated capacitive touch engine reduces BOM cost; dual DACs generate reference voltages for analog sensing; HVQFN48 footprint fits <12 mm² PCB area. |
| Industrial Control Panel | Gaming Controller |
Use Scenario: Local HMI for PLC-connected machinery with pushbuttons, encoders, and status LEDs. IC Role / Device Role / Timing Role: Real-time I/O manager using GPIO pattern-match interrupts for encoder quadrature decoding and button debouncing. Use Value: Independent GPIO bit-set/clear/toggle enables glitch-free LED control; 5 USARTs support simultaneous Modbus RTU and debug console; -40°C to +105°C rating ensures field reliability. |
Use Scenario: Wireless gamepad with analog sticks, trigger buttons, vibration motors, and Bluetooth HID stack. IC Role / Device Role / Timing Role: Low-latency input processor mapping joystick ADC values, button states, and motor PWM to USB/HID reports. Use Value: 1.2 Msps ADC captures fast stick movements; SCTimer generates precise 200 Hz motor PWM; 42 GPIOs accommodate all mechanical switches and analog sensors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC845M301JBD48 | LQFP48 package (7×7×1.4 mm), 42 GPIOs, identical core/peripherals - lacks thermal pad and has higher thermal resistance. | Better suited for prototyping or manual soldering; less optimal for high-ambient or thermally dense layouts. | Select when board assembly uses reflow-only processes or when thermal pad routing is impractical. |
| LPC824M201JHI33 | HVQFN33 package, 29 GPIOs, 64 KB flash/8 KB SRAM, no capacitive touch, 2 USARTs/2 I2C - lower peripheral count and memory. | Targeted at simpler control tasks (e.g., basic lighting, single-sensor nodes) where touch and multi-protocol I/O are unnecessary. | Choose for cost-sensitive, minimal-feature applications where footprint and BOM reduction outweigh peripheral flexibility. |
Compared with LPC845M301JHI48K, the LQFP48 variant trades thermal performance for assembly simplicity, while the LPC824M201JHI33 reduces feature set and memory to meet entry-level control needs - neither offers pin compatibility, but both share the same toolchain and peripheral register map for software portability.
Availability
LPC845M301JHI48K is available at Aetrix Electronics and suitable for sensor gateways, portable wearables, and industrial control panels requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across temperature and voltage ranges.
Supply support for LPC845M301JHI48K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications - with over 30 years of microcontroller innovation and ARM ecosystem leadership.
The LPC800 series targets cost-sensitive, low-power embedded control applications, emphasizing peripheral flexibility, energy efficiency, and rapid time-to-market through integrated analog/mixed-signal features and unified development tools.
FAQ
What is the maximum operating frequency of the LPC845M301JHI48K?
The LPC845M301JHI48K operates at a maximum CPU frequency of 30 MHz, achieved via its internal PLL or directly from the factory-trimmed Free Running Oscillator (FRO). This frequency is guaranteed across the full industrial temperature range (-40°C to +105°C) and 1.8–3.6 V supply, with the FRO maintaining ±1% accuracy without external crystal dependency - making it ideal for timing-critical sensor fusion and motor control loops.
Does the LPC845M301JHI48K support in-system programming (ISP)?
Yes, the LPC845M301JHI48K supports In-System Programming (ISP) through USART, SPI, and I2C interfaces using the on-chip ROM bootloader. The ISP entry is triggered by holding PIO0_12 LOW during reset, enabling field firmware updates without dedicated debug hardware - a key capability for remote device maintenance and OTA-like deployments in deployed LPC845M301JHI48K-based systems.
How many GPIO pins are available on the LPC845M301JHI48K in HVQFN48 package?
The LPC845M301JHI48K in HVQFN48 package provides 42 general-purpose I/O pins, as confirmed in Table 2 of the official datasheet. These include configurable pull-up/pull-down resistors, programmable open-drain mode, input inverters, and digital filters - with eight pins supporting boolean pattern-matching interrupts for advanced wake-up logic in the LPC845M301JHI48K design.
What analog peripherals are integrated into the LPC845M301JHI48K?
The LPC845M301JHI48K integrates a 12-bit ADC with up to 12 input channels and 1.2 Msps sample rate, two 10-bit DACs (DACOUT_0 and DACOUT_1), and a five-input analog comparator with selectable internal/external reference. These analog resources are accessible on dedicated pins like PIO0_17 (ADC_9/DACOUT_0) and PIO0_29 (DACOUT_1), enabling closed-loop control and sensor signal conditioning within the LPC845M301JHI48K itself.
Is the LPC845M301JHI48K pin-compatible with other LPC84x variants?
No, the LPC845M301JHI48K is not pin-compatible with LQFP64 or HVQFN33 variants due to differing pin counts and physical layouts - though it shares identical peripheral functionality and register mapping with LPC845M301JBD48 (LQFP48) and LPC845M301JHI33 (HVQFN33) within the same family. Pin assignments for shared functions (e.g., SWDIO, RESET, I2C0) are preserved across HVQFN48 and LQFP48 packages, but not across HVQFN33.
LPC845M301JHI48K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- LPC84x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 30MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, Capacitive Touch, DMA, POR, PWM, WDT
- Number of I/O:
- 42
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 12x12b; D/A 2x10b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC845M301JHI48K FAQ
1.How can I place an order for LPC845M301JHI48K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC845M301JHI48K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC845M301JHI48K reliable?
The price and inventory of LPC845M301JHI48K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC845M301JHI48K is usually 5 days.
3.What payment methods are accepted for LPC845M301JHI48K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC845M301JHI48K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC845M301JHI48K?
LPC845M301JHI48K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC845M301JHI48K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC845M301JHI48K?
For technical support, including LPC845M301JHI48K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC845M301JHI48K requirements.
6.How does Aetrix verify that LPC845M301JHI48K is sourced from the original manufacturer or authorized distributors?
All LPC845M301JHI48K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC845M301JHI48K meets industry standards.
7.What is the process for return or replacement of LPC845M301JHI48K?
All LPC845M301JHI48K units undergo pre-shipment inspection (PSI). If there is an issue with LPC845M301JHI48K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC845M301JHI48K part is unused and in its original packaging.
Return procedure for LPC845M301JHI48K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC845M301JHI48K Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

