Texas Instruments LP-XDS110
- Part No.:
- LP-XDS110
- Manufacturer:
- Texas Instruments
- Category:
- Programmers, Emulators, and Debuggers
- Package:
- Datasheet:
-
LP-XDS110.pdf
- Description:
- XDS110 LAUNCHPAD DEVELOPMENT KIT
- Quantity:
- Payment:

- Shipping:

Inventory:4,342
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP-XDS110 from Texas Instruments is a standalone debug probe designed to interface with LP-EM LaunchPad development boards via a 20-pin LP-EM Debug connector, enabling JTAG/SWD debugging, programming, UART communication, and target board power delivery over USB Type-C.
For engineers reviewing the LP-XDS110 datasheet, LP-XDS110 pinout, LP-XDS110 application, or LP-XDS110 equivalent, key selection considerations include its native LP-EM connector compatibility, integrated USB-to-JTAG/SWD bridge functionality, dual-channel UART support, and target voltage selection (XDS110-supplied or external).
Technical Context
The LP-XDS110 implements the XDS110 debug protocol stack and serves as a USB-based JTAG/SWD adapter with embedded ARM CoreSight debug infrastructure support. It provides bidirectional UART bridging between host PC and target MCU, and includes configurable target power sourcing via TGT VDD selector switch.
It operates exclusively as a debug interface - not a standalone microcontroller or programmable device - and requires pairing with an LP-EM LaunchPad or custom board equipped with compatible 10-pin or 20-pin debug headers. No on-board flash or firmware update capability is provided beyond TI's official XDS110 firmware updates via Code Composer Studio.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface Protocol | JTAG and SWD for Cortex-M/M4/M7 cores; compliant with ARM CoreSight debug architecture |
| Host Connection | USB Type-C port; enumerates as CDC ACM + MSC + HID composite device under Windows/macOS/Linux |
| Debug Connector | 20-pin LP-EM edge connector (mechanically keyed); also supports standard 10-pin ARM JTAG/SWD via optional cable |
| UART Channel | Dedicated secondary UART path (TX/RX) routed to target MCU; independent of debug channel |
| Target Power Source | Selectable via physical switch: XDS110-regulated 3.3 V or external supply via TGT VDD pin |
| Firmware Updates | Supported via Code Composer Studio v12.0+; no user-accessible bootloader or DFU mode |
Availability
LP-XDS110 is available at Aetrix Electronics and suitable for embedded development, MCU evaluation, and production-grade firmware validation requiring stable component supply and TI-validated debug tooling.
Supply support for LP-XDS110 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies with broad industrial, automotive, and consumer design ecosystems.
The LP-XDS110 belongs to TI's LaunchPad ecosystem debug tools product line, engineered specifically to provide low-cost, standardized, and Code Composer Studio–integrated debugging for MSP432, TM4C, and C2000 LaunchPad evaluation platforms.
FAQ
What is the LP-XDS110 used for?
The LP-XDS110 is a dedicated debug probe that enables JTAG/SWD-based firmware programming, real-time debugging, and UART communication between a host PC and TI microcontrollers on LP-EM LaunchPad boards. It is not a standalone development board or microcontroller - its sole function is to serve as a certified TI debug interface. The LP-XDS110 must be used with compatible target hardware and Code Composer Studio software.
Does the LP-XDS110 require drivers or special software?
The LP-XDS110 uses standard USB CDC ACM, HID, and MSC class drivers available natively in Windows 10/11, macOS 12+, and modern Linux kernels. No proprietary driver installation is needed. Full functionality - including debug, UART, and firmware updates - requires Texas Instruments' Code Composer Studio IDE v12.0 or later, which auto-detects and configures the LP-XDS110 upon connection.
Can the LP-XDS110 debug custom boards?
Yes - the LP-XDS110 supports custom board debugging via its 10-pin Debug Connector using an optional 10-pin ARM-standard JTAG/SWD cable. Target voltage must be externally supplied or selected via the TGT VDD switch. Pin mapping follows ARM standard JTAG/SWD layout; no signal translation or level-shifting is built into the LP-XDS110.
Is the LP-XDS110 compatible with non-TI microcontrollers?
No - the LP-XDS110 is validated and supported exclusively for Texas Instruments microcontrollers, including MSP432, TM4C, and C2000 families. While it implements standard ARM JTAG/SWD protocols, TI does not guarantee or support operation with non-TI devices, and Code Composer Studio only recognizes TI-part-numbered targets during debug session initialization.
How does the LP-XDS110 differ from the XDS110 standalone emulator?
The LP-XDS110 is a cost-optimized, LaunchPad-specific variant of the XDS110 family, featuring identical debug engine and firmware but simplified mechanical design, LP-EM–only 20-pin connector, and no onboard isolation or extended voltage range. Unlike the full XDS110 emulator (TMDSEMU110), the LP-XDS110 lacks SWO trace capture, external trigger inputs, and multi-target daisy-chain support - all features reserved for professional-grade emulators.
LP-XDS110 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- LaunchPad™
- Packaging:
- Box
- Product Status:
- Active
- Type:
- Debugger
- For Use With/Related Products:
- DSP, MCU
- Contents:
- Board(s)
LP-XDS110 FAQ
1.How can I place an order for LP-XDS110 through Aetrix?
Please submit a Request for Quotation (RFQ) for LP-XDS110 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP-XDS110 reliable?
The price and inventory of LP-XDS110 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP-XDS110 is usually 5 days.
3.What payment methods are accepted for LP-XDS110?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP-XDS110 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP-XDS110?
LP-XDS110 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP-XDS110 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP-XDS110?
For technical support, including LP-XDS110 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP-XDS110 requirements.
6.How does Aetrix verify that LP-XDS110 is sourced from the original manufacturer or authorized distributors?
All LP-XDS110 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP-XDS110 meets industry standards.
7.What is the process for return or replacement of LP-XDS110?
All LP-XDS110 units undergo pre-shipment inspection (PSI). If there is an issue with LP-XDS110, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP-XDS110 part is unused and in its original packaging.
Return procedure for LP-XDS110:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP-XDS110 Tags

-
STLINK-V3MODS
STMicroelectronics

-
STLINK-V3MINIE
STMicroelectronics

-
ESP-PROG
Espressif Systems

-
SC0889
Raspberry Pi

-
2548
Adafruit Industries LLC

-
PG164100
Microchip Technology

-
ST-LINK/V2
STMicroelectronics

-
STLINK-V3SET
STMicroelectronics

-
NU-LINK-PRO
Nuvoton Technology Corporation

-
ARM-USB-TINY-H
Olimex LTD
-
MCU-LINK-PRO
NXP Semiconductors

-
410-308-B
Digilent, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
