STMicroelectronics LRI64-A6S2U/2GE
- Part No.:
- LRI64-A6S2U/2GE
- Manufacturer:
- STMicroelectronics
- Category:
- RFID Transponders, Tags
- Package:
- Datasheet:
-
LRI64-A6S2U/2GE.pdf
- Description:
- RFID TAG R/W 13.56MHZ INLAY
- Quantity:
- Payment:

- Shipping:

Inventory:3,651
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LRI64-A6S2U/2GE from STMicroelectronics is a contactless 120-bit WORM memory tag IC operating at 13.56 MHz, compliant with ISO 15693 and ISO 18000-3 Mode 1 standards. It features a 64-bit factory-programmed UID, 7 × 8-bit user-writable WORM blocks, 26 Kbit/s bidirectional data rate, and internal tuning capacitors (21 pF / 28.5 pF / 97 pF) for antenna matching - deployed in RFID-based asset tagging and inventory tracking systems.
For engineers reviewing the LRI64-A6S2U/2GE datasheet, LRI64-A6S2U/2GE pinout, LRI64-A6S2U/2GE application, or LRI64-A6S2U/2GE equivalent, key selection criteria include ISO 15693 protocol compliance, 7 ms typical programming time, EAS capability via software control, and UFDFPN8 (2 × 3 mm²) RoHS-compliant packaging for embedded tag antenna integration.
Technical Context
The LRI64-A6S2U/2GE implements a reader-talks-first (RTF) communication protocol with strict timing constraints: t1 response delay ≤ 250 µs, t2 new request delay ≥ 200 µs, and t3 no-response delay ≥ 10 ms. It supports only high-data-rate mode (26 Kbit/s) using "1-out-of-4" pulse position coding for uplink and Manchester-coded load modulation with 423 kHz subcarrier for downlink.
Memory is organized into 15 × 8-bit blocks: blocks 0–7 store the 64-bit UID (with IC_ID = 02h in block 6 and E0h in block 7), block 8 holds AFI, block 9 holds DSFID, and blocks 10–14 constitute the 7-byte WORM user area - each block auto-locking after first valid write. Anticollision uses UID-based inventory with maskable slotting per ISO 15693.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Carrier frequency | 13.56 MHz ±7 kHz - ensures interoperability with ISO 15693/18000-3 Mode 1 readers and defines RF field coupling bandwidth. |
| Data rate (bidirectional) | 26 Kbit/s - fixed high-speed mode enabling rapid tag interrogation in dense-reader environments. |
| Memory capacity | 120-bit non-volatile memory - structured as 15 × 8-bit blocks, including 64-bit UID and 7 × 8-bit WORM user area. |
| WORM programming time | 7 ms (typical) - determines minimum dwell time required per block write during production encoding. |
| Data retention | >40 years - guarantees long-term integrity of UID and user data without power or refresh cycles. |
| EAS capability | Software-controlled - enables electronic article surveillance activation/deactivation via command without hardware modification. |
| Tuning capacitance options | 21 pF / 28.5 pF / 97 pF - allows fine-tuning of resonant frequency for optimal antenna coupling across varied PCB layouts. |
Pinout & Package
Package: UFDFPN8 (MLP8), 8-lead ultra-thin fine-pitch dual flat no-lead package, 2 × 3 mm² footprint, RoHS-compliant ECOPACK®.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AC0 | Antenna coil terminal 0 | Direct bond pad for one end of external loop antenna; forms resonant LC tank with internal tuning capacitor. |
| AC1 | Antenna coil terminal 1 | Direct bond pad for opposite end of external loop antenna; completes RF energy harvesting path. |
| n/c (pins 3–8) | No internal connection | Unused pads - electrically isolated; no routing or bonding required for functional operation. |
Key Features
| Feature | Design Value |
|---|---|
| ISO 15693 & ISO 18000-3 Mode 1 compliance | Guarantees interoperability with standard vicinity readers used in logistics, library, and access control systems. |
| 64-bit unique identifier (UID) | Factory-programmed, read-only UID (blocks 0–7) enables deterministic anticollision and secure device identification. |
| 7 × 8-bit WORM user area | One-time programmable memory (blocks 10–14) prevents tampering while supporting serialized configuration or calibration data. |
| Electrical article surveillance (EAS) | Software-enabled EAS flag allows integration into retail loss-prevention systems without additional circuitry. |
| Internal tuning capacitors | Three selectable values (21/28.5/97 pF) simplify antenna matching and reduce external component count in tag design. |
Applications
| Asset Tracking Tag | Library Book Tag |
|---|---|
Use Scenario: High-volume scanning of palletized goods in warehouse receiving docks using handheld or portal readers. IC Role / Device Role / Timing Role: Passive RFID tag IC providing UID-based identification and WORM-stored batch/lot data for traceability. Use Value: 26 Kbit/s data rate and ISO 15693 compliance enable reliable multi-tag reading at >30 cm distance under metal-rich environments. |
Use Scenario: Self-checkout and automated sorting of books in public libraries with integrated RFID gates. IC Role / Device Role / Timing Role: Vicinity card IC storing UID and EAS-enable bit for anti-theft enforcement and circulation tracking. Use Value: Software-controlled EAS and >40-year data retention ensure lifecycle compatibility with book lifespans and minimize re-tagging. |
| Tool Crib Management | Medical Equipment ID Tag |
Use Scenario: Real-time tool checkout/check-in at manufacturing workstations using fixed-mount readers. IC Role / Device Role / Timing Role: WORM memory IC storing calibrated tool ID, last service date, and usage counter in tamper-resistant format. Use Value: Auto-locking WORM blocks prevent unauthorized modification of critical maintenance records post-encoding. |
Use Scenario: Sterilizable RFID tags affixed to surgical instruments for UDI compliance and reprocessing cycle tracking. IC Role / Device Role / Timing Role: Passive tag IC with ECOPACK® UFDFPN8 package enabling direct epoxy embedding and autoclave resilience. Use Value: RoHS-compliant 2 × 3 mm² MLP package withstands repeated sterilization while maintaining UID integrity over instrument lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RFID memory tag applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST25DV04K | 4-Kbit EEPROM, I²C interface, active NFC Forum Type 5 compliance, no WORM locking mechanism. | Requires powered host MCU; suited for dynamic data updates, not passive high-speed inventory. | Select when field-updatable memory and NFC smartphone interaction are required over ISO 15693 reader compatibility. |
| SL2S2001 | 128-bit memory, ISO 15693 compliant, but lacks EAS support and internal tuning capacitors; requires external matching network. | Higher BOM cost and layout complexity due to external capacitor/resistor tuning components. | Select only if legacy SL2S2001 footprint reuse is mandatory and EAS functionality is not needed. |
Compared with ST25DV04K and SL2S2001, the LRI64-A6S2U/2GE uniquely combines ISO 15693–native WORM locking, integrated tuning capacitors, and software EAS - making it optimal for cost-sensitive, high-volume passive tagging where data immutability and reader interoperability are primary requirements.
Availability
LRI64-A6S2U/2GE is available at Aetrix Electronics and suitable for asset tracking, library management, tool crib control, and medical equipment identification requiring stable component supply across extended product lifecycles.
Supply support for LRI64-A6S2U/2GE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, MEMS, and smart power devices for industrial, automotive, and consumer markets.
The LRI64 belongs to ST's contactless memory tag IC product line, engineered specifically for ISO 15693–compliant passive RFID applications demanding low-cost, high-reliability, and long-term data integrity in unpowered environments.
FAQ
Is the LRI64-A6S2U/2GE still in active production?
No - the LRI64-A6S2U/2GE is marked as Obsolete by STMicroelectronics per its official documentation. However, Aetrix Electronics maintains legacy inventory with full traceability and offers lifecycle support including last-time-buy planning and cross-reference guidance for migration paths.
Can the 64-bit UID be rewritten after initial programming?
No - the UID is factory-programmed during wafer test and permanently locked. Blocks 0–7 contain the UID (including IC_ID = 02h and E0h), and no command exists to modify them; only blocks 10–14 are user-writable and lock after first write.
What antenna design guidelines apply to the AC0/AC1 terminals?
AC0 and AC1 require direct wire-bonding to a planar loop antenna tuned to 13.56 MHz. ST recommends using the internal 28.5 pF capacitor option with a 1.2–1.5 µH antenna inductance for optimal Q-factor and read range; impedance matching must be verified with network analyzer per Figure 39 in the datasheet.
Does the LRI64-A6S2U/2GE support multiple data rates or only 26 Kbit/s?
It supports only the high data rate mode (26 Kbit/s) as defined in ISO 15693 and ISO 18000-3 Mode 1. Lower data rates (e.g., 6.62 Kbit/s), alternative modulations (e.g., 100% ASK), or subcarrier variants are not implemented and will not function.
LRI64-A6S2U/2GE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- LRI64
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Style:
- Inlay
- Technology:
- Passive
- Frequency:
- 13.56MHz
- Memory Type:
- Read/Write
- Writable Memory:
- 120b (User)
- Standards:
- ISO 15693, ISO 18000-3
- Operating Temperature:
- -20°C ~ 85°C
- Size / Dimension:
- 2.992" L x 1.772" W (76.00mm x 45.00mm)
LRI64-A6S2U/2GE FAQ
1.How can I place an order for LRI64-A6S2U/2GE through Aetrix?
Please submit a Request for Quotation (RFQ) for LRI64-A6S2U/2GE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LRI64-A6S2U/2GE reliable?
The price and inventory of LRI64-A6S2U/2GE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LRI64-A6S2U/2GE is usually 5 days.
3.What payment methods are accepted for LRI64-A6S2U/2GE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LRI64-A6S2U/2GE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LRI64-A6S2U/2GE?
LRI64-A6S2U/2GE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LRI64-A6S2U/2GE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LRI64-A6S2U/2GE?
For technical support, including LRI64-A6S2U/2GE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LRI64-A6S2U/2GE requirements.
6.How does Aetrix verify that LRI64-A6S2U/2GE is sourced from the original manufacturer or authorized distributors?
All LRI64-A6S2U/2GE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LRI64-A6S2U/2GE meets industry standards.
7.What is the process for return or replacement of LRI64-A6S2U/2GE?
All LRI64-A6S2U/2GE units undergo pre-shipment inspection (PSI). If there is an issue with LRI64-A6S2U/2GE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LRI64-A6S2U/2GE part is unused and in its original packaging.
Return procedure for LRI64-A6S2U/2GE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LRI64-A6S2U/2GE Tags

-
SL3S1013FTB0,115
NXP Semiconductors

-
NTP53321G0JHKZ
NXP Semiconductors
-
HTSH4801ETK,118
NXP Semiconductors

-
NTA53321G0FHKZ
NXP Semiconductors

-
RF-HDT-DVBE-N2
Texas Instruments
-
RF-HDT-DVBB-N2
Texas Instruments

-
HT2DC20S20/F/RSP
NXP Semiconductors

-
TRPGR30ATGA
Texas Instruments
-
TRPGR30ATGC
Texas Instruments

-
RI-TRP-DR2B-40
Texas Instruments

-
V680-D1KP52MT
Omron Automation and Safety

-
HTMS8001FTB/AF,115
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

