NXP Semiconductors LS1017ASN7PQA
- Part No.:
- LS1017ASN7PQA
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 448-BFBGA
- Datasheet:
-
LS1017ASN7PQA.pdf
- Description:
- LAYERSCAPE 64-BIT ARM CORTEX-A72
- Quantity:
- Payment:

- Shipping:

Inventory:3,656
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LS1017ASN7PQA from NXP Semiconductors is a single-core 64-bit ARM Cortex-A72 system-on-chip (SoC) operating up to 1.5 GHz, featuring 48KB L1 instruction cache, 32KB L1 data cache with ECC, and 1MB shared L2 cache with ECC. It integrates a DDR3L/DDR4 memory controller (1.6 GT/s), TSN-capable Ethernet switch, dual CAN-FD modules, and SerDes lanes supporting PCIe 3.0, SATA 3.0, and multiple SGMII/2.5G-SGMII interfaces for industrial gateways and networking edge devices.
For engineers reviewing the LS1017ASN7PQA datasheet, LS1017ASN7PQA pinout, LS1017ASN7PQA application, or LS1017ASN7PQA equivalent, this page delivers verified core architecture, validated I/O mapping, confirmed TSN Ethernet capabilities, real-world industrial gateway use cases, and two rigorously cross-referenced alternative SoCs with documented functional and packaging differences.
Technical Context
The LS1017ASN7PQA implements a single ARM Cortex-A72 core with coherent interconnect (CCI-400) and integrated memory subsystem including ECC-protected L1/L2 caches and a 16/32-bit DDR3L/DDR4 controller supporting up to 1.6 GT/s with on-die termination and address parity. Its high-speed interface fabric includes four SerDes lanes configured for PCIe 3.0, SATA 3.0, and flexible Ethernet PHY modes (RGMII, SGMII, 2.5G-SGMII, QSGMII, 1000Base-KX).
Networking functionality centers on a TSN-capable Ethernet switch with four external ports and an ENETC controller supporting IEEE 1588 v2 and IEEE 1722, alongside dual CAN-FD controllers, eight I²C interfaces, six LPUARTs, two eSDHC controllers (eMMC 5.1), and FlexSPI for XIP flash execution - all managed by a Generic Interrupt Controller (GIC) and Thermal Monitor Unit (TMU).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Single 64-bit ARM Cortex-A72 @ up to 1.5 GHz; enables deterministic real-time processing in resource-constrained edge nodes. |
| L1 Cache | 48KB instruction + 32KB data, both ECC-protected; ensures code/data integrity against soft errors in industrial environments. |
| L2 Cache | 1MB shared, ECC-protected; reduces memory latency for multi-threaded control and packet forwarding workloads. |
| Memory Interface | 16/32-bit DDR3L/DDR4 with ECC support and 1.6 GT/s data rate; supports reliable main memory for Linux-based gateway OS. |
| Ethernet | TSN-switch with four external ports + ENETC controller with IEEE 1588 v2 and IEEE 1722; enables time-synchronized industrial automation networks. |
| High-Speed I/O | Four SerDes lanes configurable as PCIe 3.0 ×2, SATA 3.0 ×1, and up to four 2.5G-SGMII ports; provides scalable connectivity for multi-interface edge appliances. |
| Peripheral Integration | Dual CAN-FD, eight I²C, six LPUARTs, two eSDHC (eMMC 5.1), FlexSPI, qDMA, eDMA; eliminates need for companion ICs in compact gateway designs. |
Pinout & Package
LS1017ASN7PQA uses a 448-ball FC-PBGA package (17 mm × 17 mm, 0.8 mm pitch) with ball-grid signal assignment organized across DDR, I²C, XSPI, eSDHC, UART, SerDes, and power domains. Pin functions are electrically isolated per I/O bank voltage (G1VDD, OVDD, EVDD, etc.) and include dedicated differential clock inputs (DIFF_SYSCLK_P/N), JTAG debug, and thermal monitoring signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D1_MA00–D1_MA13 | DDR Address Bus | 14-bit row/column address lines for DDR3L/DDR4 memory access; require matched trace lengths for timing closure. |
| D1_MDQ00–D1_MDQ31 | DDR Data Bus | 32-bit bidirectional data path with DQS strobes; supports burst transfers at 1.6 GT/s with on-die termination calibration. |
| IIC1_SCL / IIC1_SDA | I²C Bus 1 | Open-drain serial interface for PMIC, temperature sensors, or EEPROM configuration; operates at up to 400 kHz standard mode. |
| SDHC1_CLK / SDHC1_CMD / SDHC1_DAT[0:3] | eSDHC1 Host Interface | Full SD 3.0/eMMC 5.1 compliant interface with 50 MHz clock and 4-bit data bus for boot storage or firmware updates. |
| EC1_RXD[0:3] / EC1_TXD[0:3] | ENETC MAC Interface | 4-lane RGMII or SGMII PHY interface supporting 1 Gbps or 2.5 Gbps TSN Ethernet; requires impedance-controlled routing. |
| USB1_D_P / USB1_D_M | USB 2.0/3.0 Differential Pair | Integrated USB 3.0 PHY with SuperSpeed signaling; supports host/device roles and OTG via ID pin detection. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-A72 Core | Single-threaded 64-bit CPU delivering >3.5 DMIPS/MHz for real-time Linux applications in space/power-constrained edge nodes. |
| ECC-Protected Memory Subsystem | L1/L2 caches and DDR controller with error correction ensure system resilience against cosmic-ray-induced bit flips in industrial deployments. |
| Time-Sensitive Networking (TSN) | Hardware-accelerated IEEE 802.1AS/1Qbv/1Qbu support enables sub-microsecond time synchronization and scheduled traffic shaping for deterministic motion control. |
| Flexible SerDes Configuration | Four lanes reconfigurable as PCIe 3.0 ×2, SATA 3.0 ×1, and up to four 2.5G-SGMII ports - enabling one-chip support for router, switch, and storage gateway variants. |
| Dual CAN-FD Controllers | Supporting up to 5 Mbps data phase and ISO 11898-1:2015 compliance for automotive-grade diagnostics and industrial fieldbus bridging. |
| Secure Boot & TrustZone | Hardware-enforced secure boot chain and ARM TrustZone isolation protect firmware integrity and isolate critical control tasks from user-space applications. |
Applications
| Industrial Gateway | Smart Energy Router |
|---|---|
Use Scenario: Aggregating Modbus RTU, CANopen, and BACnet MS/TP fieldbus data into MQTT/OPC UA over cellular or fiber uplinks. IC Role / Device Role / Timing Role: Central protocol translation and TSN time-synchronized data acquisition engine with deterministic scheduling of fieldbus polling cycles. Use Value: Single-chip integration eliminates external FPGA or microcontroller co-processors while meeting <100 µs jitter requirements for synchronized sensor sampling. |
Use Scenario: Distributed energy resource (DER) management in utility substations, coordinating solar inverters, battery systems, and grid-tie relays. IC Role / Device Role / Timing Role: Real-time Linux host running IEC 61850 GOOSE and SV protocols with hardware timestamping via IEEE 1588 v2. Use Value: Sub-250 ns PTP timestamp accuracy and hardware queue management enable precise fault-clearing coordination across distributed DERs. |
| Networked Printing Platform | Embedded Vision Edge Node |
Use Scenario: High-volume production printers requiring secure job queuing, IPP-over-HTTPS, and embedded PostScript/PCL rasterization. IC Role / Device Role / Timing Role: Application processor executing Linux print server stack with DMA-accelerated image rendering and USB 3.0 host for peripheral attachment. Use Value: 1.5 GHz Cortex-A72 + qDMA offloads JPEG/PDF decode from CPU, achieving <8 sec first-page-out for A4 duplex jobs. |
Use Scenario: AI-enabled quality inspection camera with onboard inference (TensorFlow Lite Micro), GigE Vision streaming, and GPIO-triggered strobe lighting. IC Role / Device Role / Timing Role: Vision processing hub managing MIPI CSI-2 input (via bridge), neural network acceleration via software libraries, and synchronized Ethernet output. Use Value: Dual CAN-FD and eight I²C interfaces allow direct connection to lens focus motors, thermal sensors, and lighting controllers without level-shifting components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar communications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LS1027ASN7PQA | Two-core Cortex-A72, identical package and pinout, higher compute throughput but 15–20% higher power draw at 1.5 GHz. | Preferred for dual-container Linux deployments or when parallel packet classification is required. | Select when workload demands >2.5 KDMIPS sustained performance and additional cache bandwidth justifies extra thermal budget. |
| LS1043ASN7QQB | Quad-core Cortex-A53, FC-PBGA 448-pin but different power sequencing and DDR layout; lacks TSN hardware acceleration and 2.5G Ethernet support. | Suitable for legacy Linux gateway stacks where TSN is not required and cost-per-MIPS is prioritized. | Choose only if existing board design targets LS1043A footprint and application does not require IEEE 1588 hardware timestamping or 2.5G PHY rates. |
Compared with LS1027ASN7PQA, the LS1017ASN7PQA delivers identical TSN, SerDes, and peripheral integration in a lower-power single-core configuration ideal for thermally constrained enclosures; versus LS1043ASN7QQB, it provides hardware-accelerated time synchronization and 2.5G Ethernet essential for next-generation industrial automation networks.
Availability
LS1017ASN7PQA is available at Aetrix Electronics and suitable for industrial gateways, smart energy routers, and networked printing platforms requiring stable component supply, long-term lifecycle assurance, and full documentation traceability.
Supply support for LS1017ASN7PQA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based communications processors and edge AI acceleration.
The LS1017A belongs to NXP's QorIQ LS series - a value-performance line of power-efficient, highly integrated SoCs designed specifically for cost-sensitive industrial networking, gateway, and edge computing applications demanding TSN, CAN-FD, and secure boot.
FAQ
What is the maximum operating frequency of the LS1017ASN7PQA?
The LS1017ASN7PQA features a single ARM Cortex-A72 core rated for operation up to 1.5 GHz under recommended thermal and voltage conditions. This frequency is achievable with proper PCB thermal design, including adequate copper pour and heatsink attachment, and adherence to the specified 0.85 V ±3% core supply tolerance outlined in Section 3.1.2 of the LS1027A/LS1017A datasheet.
Does the LS1017ASN7PQA support Time-Sensitive Networking (TSN) standards?
Yes, the LS1017ASN7PQA integrates a hardware-accelerated TSN-capable Ethernet switch and ENETC controller supporting IEEE 802.1AS (time synchronization), IEEE 802.1Qbv (time-aware shaper), and IEEE 802.1Qbu (frame preemption). These capabilities are implemented in silicon and do not rely on software emulation, enabling sub-microsecond jitter for industrial motion control applications.
What memory technologies does the LS1017ASN7PQA DDR controller support?
The LS1017ASN7PQA DDR controller supports both DDR3L and DDR4 SDRAM with ECC protection, operating at data rates up to 1.6 GT/s. It implements a 16/32-bit interface with on-die termination calibration, address parity, and programmable read/write leveling - fully compatible with JEDEC-standard DDR3L-1866 and DDR4-2400 modules used in industrial gateway designs.
How many CAN-FD interfaces does the LS1017ASN7PQA provide?
The LS1017ASN7PQA includes two independent Controller Area Network (CAN) modules, each supporting CAN Flexible Data-Rate (CAN-FD) per ISO 11898-1:2015. Both controllers operate at up to 5 Mbps in the data phase and support automatic bit-rate switching, message filtering, and hardware timestamping for diagnostic and fieldbus bridging applications.
Is the LS1017ASN7PQA pin-compatible with the LS1027ASN7PQA?
Yes, the LS1017ASN7PQA and LS1027ASN7PQA share identical FC-PBGA 448-ball packaging, mechanical dimensions (17 mm × 17 mm), and complete pin-for-pin signal mapping - including power, ground, DDR, SerDes, and peripheral I/O assignments. This allows direct substitution in existing LS1027A layouts when single-core operation and reduced power consumption are acceptable.
LS1017ASN7PQA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 448-BFBGA
- Series:
- QorIQ® Layerscape
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A72
- Number of Cores/Bus Width:
- 1 Core, 64-Bit
- Speed:
- 1.5GHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR3L, DDR4
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- -
- Ethernet:
- 1Gbps (1), 2.5Gbps (5)
- SATA:
- SATA 6Gbps (1)
- USB:
- USB 3.0 (2)
- Voltage - I/O:
- -
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Secure Boot, TrustZone®
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 448-FBGA (17x17)
- Additional Interfaces:
- CANbus, I2C, SPI, UART
LS1017ASN7PQA FAQ
1.How can I place an order for LS1017ASN7PQA through Aetrix?
Please submit a Request for Quotation (RFQ) for LS1017ASN7PQA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LS1017ASN7PQA reliable?
The price and inventory of LS1017ASN7PQA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LS1017ASN7PQA is usually 5 days.
3.What payment methods are accepted for LS1017ASN7PQA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LS1017ASN7PQA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LS1017ASN7PQA?
LS1017ASN7PQA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LS1017ASN7PQA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LS1017ASN7PQA?
For technical support, including LS1017ASN7PQA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LS1017ASN7PQA requirements.
6.How does Aetrix verify that LS1017ASN7PQA is sourced from the original manufacturer or authorized distributors?
All LS1017ASN7PQA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LS1017ASN7PQA meets industry standards.
7.What is the process for return or replacement of LS1017ASN7PQA?
All LS1017ASN7PQA units undergo pre-shipment inspection (PSI). If there is an issue with LS1017ASN7PQA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LS1017ASN7PQA part is unused and in its original packaging.
Return procedure for LS1017ASN7PQA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LS1017ASN7PQA Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

