NXP Semiconductors LS1017AXE7PQA
- Part No.:
- LS1017AXE7PQA
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 448-BFBGA
- Datasheet:
-
LS1017AXE7PQA.pdf
- Description:
- LAYERSCAPE 64-BIT ARM CORTEX-A72
- Quantity:
- Payment:

- Shipping:

Inventory:3,676
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LS1017AXE7PQA from NXP Semiconductors is a single-core 64-bit ARM Cortex-A72 system-on-chip (SoC) operating up to 1.5 GHz, featuring 48KB L1 instruction cache, 32KB L1 data cache with ECC, and 1MB shared L2 cache with ECC. It integrates a DDR3L/DDR4 memory controller (1.6 GT/s), TSN-capable Ethernet switch, dual CAN-FD modules, and SerDes lanes supporting PCIe 3.0, SATA 3, and multiple SGMII/2.5G-SGMII interfaces for industrial gateways and networking edge devices.
For engineers reviewing the LS1017AXE7PQA datasheet, LS1017AXE7PQA pinout, LS1017AXE7PQA application, or LS1017AXE7PQA equivalent, key selection considerations include its FC-PBGA 448-ball package, 1.5 GHz single-core performance with ECC-protected caches, DDR4/ECC memory support, TSN Ethernet capability, and compatibility with Linux-based real-time industrial control stacks.
Technical Context
The LS1017AXE7PQA implements a single ARM Cortex-A72 core in a coherent interconnect architecture (CCI-400) running at up to 1.5 GHz, with ECC-protected 48KB L1-I and 32KB L1-D caches plus a shared 1MB L2 cache also protected by ECC. Its memory subsystem supports 16/32-bit DDR3L or DDR4 with ECC at up to 1.6 GT/s.
High-speed I/O includes four SerDes lanes enabling two PCIe 3.0 controllers, one SATA 6 Gbit/s controller, up to four SGMII ports (1 Gbps), up to four 2.5G-SGMII ports, one QSGMII interface, and 10G-SXGMII/10G-QXGMII for flexible Ethernet switching and TSN timing. The SoC integrates dual CAN-FD, eight I²C, six LPUARTs, two eSDHC controllers, FlexSPI, and hardware-accelerated security via Arm TrustZone and Secure Boot.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Single 64-bit ARM Cortex-A72 core, up to 1.5 GHz clock frequency for deterministic real-time processing in embedded networking. |
| L1 Cache | 48KB instruction + 32KB data cache, both ECC-protected to prevent silent data corruption in industrial environments. |
| L2 Cache | 1MB unified L2 cache with ECC, shared across core and system agents for consistent coherency and reliability. |
| Memory Controller | 16/32-bit DDR3L/DDR4 with ECC support, 1.6 GT/s data rate enabling robust main memory for Linux OS and TSN stack execution. |
| SerDes Capabilities | Four lanes supporting PCIe 3.0 ×2, SATA 3, up to four 2.5G-SGMII ports, QSGMII, and 10G-SXGMII/10G-QXGMII for scalable Ethernet switching. |
| TSN Support | Integrated TSN-capable Ethernet switch with IEEE 1588 v2 and IEEE 1722 support for time-synchronized industrial automation networks. |
| Security Features | Arm TrustZone, Secure Boot, and hardware security engine enabling secure firmware updates and trusted execution environments. |
Pinout & Package
LS1017AXE7PQA is housed in a 448-ball Fine-Pitch Ceramic Ball Grid Array (FC-PBGA) package measuring 17 mm × 17 mm with 0.8 mm ball pitch, designed for high-density industrial PCB layouts requiring thermal and signal integrity optimization.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D1_MA00–D1_MA13 | DDR Address Bus | 14-bit multiplexed address lines for DDR3L/DDR4 SDRAM, supporting up to 4 GB addressing with bank/group control. |
| D1_MDQ00–D1_MDQ31 | DDR Data Bus | 32-bit bidirectional data path with DQS strobes and ECC bits (MECC0–MECC3) for error detection/correction. |
| D1_MCK0/MCK0_B | DDR Clock Pair | Differential 800 MHz DDR clock pair driving synchronous memory transactions with precise timing margins. |
| IIC1_SCL/IIC1_SDA | I²C Interface 1 | Open-drain serial bus pins (OVDD-supplied) for system management, PMIC communication, or sensor interfacing. |
| SDHC1_CLK/SDHC1_CMD | eSDHC1 Host Interface | SD 3.0/eMMC 5.1 compliant signals for boot storage or field-upgradeable flash media with 50 MHz clock support. |
| USB1_RX_P/USB1_TX_P | USB 3.0 PHY Interface | Differential SuperSpeed pairs (5 Gbps capable) with integrated PHY, supporting host/device roles and USB OTG functionality. |
Key Features
| Feature | Design Value |
|---|---|
| Single Cortex-A72 Core @ 1.5 GHz | Power-efficient 64-bit processing optimized for real-time Linux workloads in space-constrained edge nodes. |
| ECC on L1/L2 Caches and DDR Interface | End-to-end data integrity protection against soft errors in mission-critical industrial and infrastructure applications. |
| TSN Ethernet Switch with 4 External Ports | Hardware-accelerated time-sensitive networking enabling sub-microsecond synchronization for motion control and PLC coordination. |
| Dual CAN-FD Controllers | Flexible Data-Rate support up to 5 Mbps for high-bandwidth vehicle diagnostics, industrial fieldbus bridging, and safety-critical messaging. |
| FlexSPI and eSDHC Boot Options | Multiple reliable boot sources including QSPI NOR flash and eMMC 5.1, simplifying firmware recovery and secure OTA update deployment. |
Applications
| Industrial Gateway | Time-Sensitive Networking Node |
|---|---|
Use Scenario: Aggregating Modbus TCP, CANopen, and EtherCAT field devices into an OPC UA server for cloud SCADA integration. IC Role / Device Role / Timing Role: Central SoC executing real-time Linux, managing protocol translation, and hosting TSN-aware Ethernet switch fabric. Use Value: Single-chip integration reduces BOM cost and board area while ECC and TSN ensure deterministic latency and data integrity across factory floor networks. | Use Scenario: Synchronizing distributed servo drives and I/O modules in robotic cell using IEEE 802.1AS and 802.1Qbv traffic shaping. IC Role / Device Role / Timing Role: TSN switch controller with hardware timestamping, frame preemption, and scheduled traffic scheduling via ENETC peripheral. Use Value: Sub-1 µs time synchronization accuracy and guaranteed bandwidth allocation eliminate jitter in closed-loop motion control systems. |
| Secure Edge Router | Print & Imaging Controller |
Use Scenario: Deploying as a firewall-enabled edge router in enterprise branch offices with encrypted VPN tunnels and deep packet inspection. IC Role / Device Role / Timing Role: Network processor handling IPsec offload, TLS acceleration, and multi-gigabit packet forwarding via SerDes-connected PHYs. Use Value: Integrated security engine and dual 2.5G-SGMII interfaces enable line-rate throughput without external crypto accelerators or switch chips. | Use Scenario: Controlling high-speed laser print engines with precise motor sequencing, image rasterization, and USB 3.0 host connectivity for direct PC printing. IC Role / Device Role / Timing Role: Application processor running real-time RTOS, managing parallel printer engine interfaces (SPI, SAI, GPIO) and USB 3.0 device stack. Use Value: On-chip FlexTimers and SAI peripherals eliminate external timing ICs, while USB 3.0 PHY integration enables 400+ Mbps print job transfer rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LS1027AXE7PQA | Two Cortex-A72 cores, identical package and peripheral set, higher compute throughput. | Preferred where dual-core Linux VM partitioning or asymmetric multiprocessing is required. | Select when >1.5 GHz aggregate CPU capacity or SMP Linux scalability is needed; otherwise LS1017AXE7PQA offers lower power and cost. |
| i.MX8M Mini (NXP) | Quad Cortex-A53 + Cortex-M4, no TSN switch, different SerDes (no PCIe/SATA), smaller 14x14mm BGA. | Better suited for UI-rich HMI or audio/video streaming; lacks hardware TSN and industrial-grade SerDes. | Choose for multimedia-centric edge devices with lighter real-time requirements; avoid if PCIe, SATA, or IEEE 1588 hardware timestamping is mandatory. |
Compared with LS1027AXE7PQA, the LS1017AXE7PQA delivers identical TSN, SerDes, and security features in a lower-power single-core configuration ideal for cost-sensitive industrial gateways; versus i.MX8M Mini, it provides superior deterministic networking and high-speed peripheral integration at the expense of multimedia acceleration.
Availability
LS1017AXE7PQA is available at Aetrix Electronics and suitable for industrial gateways, TSN-based automation controllers, secure edge routers, and print/imaging systems requiring stable component supply, long lifecycle support, and qualified automotive/industrial temperature grade availability.
Supply support for LS1017AXE7PQA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based SoCs and real-time networking.
The LS1017A belongs to NXP's QorIQ LS series - a value-performance line of communications processors designed specifically for cost-sensitive, power-efficient edge networking and industrial control applications demanding TSN, CAN-FD, and ECC-protected memory subsystems.
FAQ
What is the maximum operating frequency of the LS1017AXE7PQA processor core?
The LS1017AXE7PQA features a single ARM Cortex-A72 core rated for operation up to 1.5 GHz under recommended thermal and voltage conditions. This frequency is validated across the industrial temperature range (–40°C to +105°C) and enables deterministic real-time execution of Linux-based industrial control stacks without thermal throttling in properly cooled enclosures.
Does the LS1017AXE7PQA support ECC memory and cache protection?
Yes, the LS1017AXE7PQA supports ECC on both L1 instruction and data caches (48KB/32KB), the 1MB L2 cache, and the DDR3L/DDR4 memory controller. This end-to-end ECC implementation prevents silent data corruption and meets functional safety requirements for industrial automation and infrastructure equipment where data integrity is critical.
Which high-speed serial interfaces are supported by the LS1017AXE7PQA SerDes?
The LS1017AXE7PQA integrates four SerDes lanes supporting PCIe 3.0 (two controllers), SATA 6 Gbit/s, up to four SGMII (1 Gbps), up to four 2.5G-SGMII, QSGMII, and 10G-SXGMII/10G-QXGMII. These interfaces enable flexible Ethernet switching, storage connectivity, and multi-gigabit backplane links without requiring external retimers or bridges.
Is the LS1017AXE7PQA pin-compatible with the LS1027AXE7PQA?
Yes, the LS1017AXE7PQA and LS1027AXE7PQA share identical FC-PBGA 448-ball packaging, pinout, and mechanical footprint. They differ only in core count (single vs. dual Cortex-A72) and associated power/performance characteristics - enabling drop-in replacement in existing designs where single-core operation suffices.
What security features does the LS1017AXE7PQA provide for secure boot and runtime protection?
The LS1017AXE7PQA includes Arm TrustZone for hardware-isolated secure world execution, a dedicated Security Engine for cryptographic acceleration (AES, SHA, RSA), and immutable Secure Boot enforcing signed firmware images. These features collectively establish a root of trust for secure firmware updates, encrypted storage, and protected key management in industrial and networking deployments.
LS1017AXE7PQA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 448-BFBGA
- Series:
- QorIQ® Layerscape
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A72
- Number of Cores/Bus Width:
- 1 Core, 64-Bit
- Speed:
- 1.5GHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR3L, DDR4
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- -
- Ethernet:
- 1Gbps (1), 2.5Gbps (5)
- SATA:
- SATA 6Gbps (1)
- USB:
- USB 3.0 (2)
- Voltage - I/O:
- -
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Secure Boot, TrustZone®
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 448-FBGA (17x17)
- Additional Interfaces:
- CANbus, I2C, SPI, UART
LS1017AXE7PQA FAQ
1.How can I place an order for LS1017AXE7PQA through Aetrix?
Please submit a Request for Quotation (RFQ) for LS1017AXE7PQA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LS1017AXE7PQA reliable?
The price and inventory of LS1017AXE7PQA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LS1017AXE7PQA is usually 5 days.
3.What payment methods are accepted for LS1017AXE7PQA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LS1017AXE7PQA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LS1017AXE7PQA?
LS1017AXE7PQA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LS1017AXE7PQA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LS1017AXE7PQA?
For technical support, including LS1017AXE7PQA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LS1017AXE7PQA requirements.
6.How does Aetrix verify that LS1017AXE7PQA is sourced from the original manufacturer or authorized distributors?
All LS1017AXE7PQA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LS1017AXE7PQA meets industry standards.
7.What is the process for return or replacement of LS1017AXE7PQA?
All LS1017AXE7PQA units undergo pre-shipment inspection (PSI). If there is an issue with LS1017AXE7PQA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LS1017AXE7PQA part is unused and in its original packaging.
Return procedure for LS1017AXE7PQA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LS1017AXE7PQA Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

