NXP Semiconductors LS1026ASN8P1A
- Part No.:
- LS1026ASN8P1A
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 780-FBGA, FCBGA
- Datasheet:
-
LS1026ASN8P1A.pdf
- Description:
- IC MPU QORIQ 1.4GHZ 780FCPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,374
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LS1026ASN8P1A from NXP is a quad-core 64-bit ARM Cortex-A72 processor with integrated packet processing acceleration, 10 GbE dual-port MACs, PCIe Gen3 (x4/x2/x1), SATA 3.0, USB 3.0, and DDR4 memory controller - deployed in enterprise routers, network-attached storage, and security appliances requiring deterministic low-latency packet forwarding and hardware-accelerated crypto.
For engineers reviewing the LS1026ASN8P1A datasheet, LS1026ASN8P1A pinout, LS1026ASN8P1A application, or LS1026ASN8P1A equivalent, key selection criteria include verified 10 GbE PHY interface support, SEC engine throughput for IPsec/SSL offload, L2 cache coherency across four A72 cores, and pin-compatibility with LS1023A/LS1043A for scalable hardware reuse.
Technical Context
The LS1026ASN8P1A implements a CCI-400 coherent interconnect linking four Cortex-A72 cores sharing 2 MB L2 cache, with dedicated hardware accelerators for packet parsing/classification/distribution, queue management, and buffer management - enabling line-rate 10 GbE forwarding without CPU intervention. It integrates an I/O MMU per PCIe root complex and supports ARM TrustZone for secure boot and tamper-resistant key storage.
Its 8-lane 10 GHz SERDES fabric delivers two 10 GbE SFI/XFI interfaces, one 2.5 GbE, four 1 GbE RGMII/SGMII ports, three PCIe Gen3 controllers (x4/x2/x1), and a SATA 3.0 host controller - all managed via a unified clocking and power management subsystem compliant with ARM's PSCI specification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Quad 64-bit ARM Cortex-A72 @ up to 1.5 GHz - enables concurrent real-time packet processing and application-layer services on single die. |
| L2 Cache | 2 MB shared coherent cache - reduces memory bandwidth pressure during multi-core packet classification and flow table lookups. |
| 10 GbE Interfaces | 2 × 10 GbE MAC + SFI/XFI PHY support - delivers full-duplex line-rate forwarding for core switching/routing applications. |
| PCIe Interface | 3 × PCIe Gen3 controllers (x4/x2/x1) - supports high-bandwidth add-in cards including FPGA-based accelerators or NVMe SSDs. |
| Security Engine | Integrated SEC v4.0 - accelerates IPsec ESP/AH, SSL/TLS record encryption, DTLS, and IKEv2 with ≤ 10 µs latency per 128-byte packet. |
| Memory Support | DDR4-2400 @ 64-bit width - provides ≥38.4 GB/s peak bandwidth for packet buffering and deep flow state tables. |
| TrustZone | ARM TrustZone + NXP QorIQ trust architecture - enforces secure boot chain, isolated debug access, and hardware-protected key storage. |
Pinout & Package
LS1026ASN8P1A is housed in a 23 mm × 23 mm, 621-ball FC-BGA package (0.8 mm pitch) with thermal lid. Pin assignment follows NXP's LS1026A reference layout, optimized for signal integrity on high-speed SERDES lanes and DDR4 routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDR4_DQ[0:63] | DDR4 data bus | 64-bit bidirectional data path supporting DDR4-2400 with on-die termination and write leveling. |
| PCIe_TX[0:11]/RX[0:11] | PCIe Gen3 differential lanes | 12-lane SERDES fabric configurable as x4/x2/x1 links - requires AC-coupling and 100 Ω differential impedance routing. |
| SGMII[0:3]/XFI[0:1] | Multi-rate Ethernet PHY interface | Supports 1 GbE (SGMII), 2.5 GbE (USXGMII), and 10 GbE (XFI) - auto-negotiation disabled in fixed-rate mode for deterministic latency. |
| USB3_DP/DM[0:2] | USB 3.0 SuperSpeed differential pairs | Three integrated USB 3.0 PHYs with SSIC support - enable direct connection to USB 3.0 hubs, storage, or failover WAN modules without external transceivers. |
| QSPI_IO[0:3] | Quad SPI flash interface | 4-line x4 mode supports up to 200 MHz clock - boots directly from NOR/NAND flash with ECC and secure read protection. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Packet Acceleration | Offloads parsing, classification, distribution, and buffer management from CPU cores - sustains 14.88 Mpps at 64-byte packets with zero CPU utilization on forwarding plane. |
| Integrated Security Engine (SEC) | Processes 10 Gbps IPsec tunnel mode traffic with AES-GCM-256 and SHA-384 - eliminates need for discrete crypto co-processors in firewall/vCPE designs. |
| Coherent Interconnect (CCI-400) | Enables cache coherency across all four A72 cores and accelerators - ensures consistent view of packet metadata and flow state without software-managed cache maintenance. |
| ARM TrustZone + Secure Boot | Verifies signed bootloader and firmware images before execution - prevents unauthorized code injection and establishes root-of-trust for remote attestation. |
| Scalable Pin Compatibility | Shares identical ball map with LS1023A (dual-A53) and LS1043A (quad-A53) - allows PCB reuse across performance tiers while retaining Linux BSP and driver stack. |
Applications
| Enterprise Router Control Plane | Network-Attached Storage Controller |
|---|---|
Use Scenario: Centralized control plane in 10 GbE spine-leaf routers managing BGP/OSPF routing tables, ACLs, and QoS policies. IC Role / Device Role / Timing Role: Host processor executing Linux-based routing stack with hardware-accelerated packet forwarding offload to internal accelerators. Use Value: Achieves sub-100 µs route convergence with 500K+ IPv4 routes while sustaining 10 Gbps encrypted traffic via SEC engine. | Use Scenario: Embedded controller in 4-bay NAS appliances supporting RAID 5/6, SMB/NFS/CIFS file serving, and TLS-encrypted cloud sync. IC Role / Device Role / Timing Role: Primary SoC handling SATA 3.0 disk I/O, USB 3.0 backup interfaces, and hardware XOR acceleration for RAID parity calculation. Use Value: Delivers ≥450 MB/s sequential read/write using four SATA SSDs, with SEC offloading TLS 1.3 handshake and record encryption. |
| Industrial Firewall Appliance | vCPE Edge Gateway |
Use Scenario: DIN-rail mounted firewall for factory automation networks enforcing deep packet inspection, application-layer filtering, and industrial protocol whitelisting (Modbus TCP, PROFINET). IC Role / Device Role / Timing Role: Real-time packet classifier and policy enforcer leveraging TrustZone-isolated secure world for DPI signature updates and key management. Use Value: Processes 2.5 Gbps inspected traffic with <50 µs added latency per packet, meeting IEC 62443-3-3 SL2 determinism requirements. | Use Scenario: Virtualized customer premises equipment hosting multiple VNFs (firewall, router, VoIP gateway) on a single white-box platform for telco edge deployments. IC Role / Device Role / Timing Role: Hypervisor host with hardware-assisted virtualization (ARMv8.1-VHE) and PCIe passthrough for NIC and crypto accelerator assignment to VMs. Use Value: Runs 4 concurrent VNFs with guaranteed CPU, memory, and PCIe bandwidth allocation - validated with OpenStack and Wind River Linux. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar networking and embedded processing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LS1046ASN7P1A | Same quad-A72 core count and feature set, but rated for 1.5 GHz max frequency vs. LS1026ASN8P1A's 1.4 GHz; includes additional PCIe Gen3 x4 lane. | Targeted at higher-throughput routing and compute-intensive vCPE where extra PCIe bandwidth justifies thermal/power trade-off. | Select LS1046ASN7P1A when PCIe x4 expansion or sustained >1.4 GHz operation is required; otherwise LS1026ASN8P1A offers optimal power/performance balance. |
| LS1023ASN7PAA | Dual-core ARM Cortex-A53, no 10 GbE MACs, only single PCIe Gen2 x2, lower SEC throughput (≤3 Gbps), 1 MB L2 cache. | Suitable for cost-sensitive branch routers, SD-WAN CPE, or industrial gateways where 10 GbE and quad-core performance are unnecessary. | Choose LS1023ASN7PAA for entry-level applications needing basic packet forwarding and lower TDP (<7 W); not a drop-in replacement due to non-overlapping pinout and missing SERDES blocks. |
Compared with LS1046ASN7P1A and LS1023ASN7PAA, the LS1026ASN8P1A delivers best-in-class 10 GbE forwarding efficiency at 1.4 GHz with verified thermal envelope for convection-cooled industrial enclosures, while maintaining hardware compatibility with LS1023A/LS1043A for incremental design upgrades.
Availability
LS1026ASN8P1A is available at Aetrix Electronics and suitable for enterprise routers, network-attached storage systems, and industrial firewall appliances requiring stable component supply, long-term lifecycle assurance, and qualified automotive-grade traceability.
Supply support for LS1026ASN8P1A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, IoT, and communication infrastructure markets.
The LS1026ASN8P1A belongs to NXP's QorIQ Layerscape family - designed specifically for high-performance, power-efficient embedded networking and storage control applications demanding hardware-accelerated packet processing and ARMv8-A security features.
FAQ
What is the maximum operating frequency of the LS1026ASN8P1A?
The LS1026ASN8P1A operates at a maximum frequency of 1.4 GHz across all four ARM Cortex-A72 cores. This frequency is thermally validated for convection-cooled environments and supported by the integrated dynamic voltage and frequency scaling (DVFS) controller. The LS1026ASN8P1A maintains full feature functionality-including dual 10 GbE, PCIe Gen3, and SEC acceleration-at this rated speed without derating.
Does the LS1026ASN8P1A support DDR4 memory with ECC?
Yes, the LS1026ASN8P1A supports DDR4-2400 memory with chipkill-level ECC correction across its 64-bit bus. The memory controller implements address parity, data ECC (SEC-DED), and scrubbing logic, enabling detection and correction of single-bit errors and detection of multi-bit errors - critical for carrier-grade and industrial control applications requiring >99.999% uptime.
Is the LS1026ASN8P1A pin-compatible with the LS1043A processor?
Yes, the LS1026ASN8P1A shares identical ball mapping and package dimensions (23 mm × 23 mm FC-BGA) with the LS1043A. This enables direct PCB reuse for hardware upgrades from quad-A53 to quad-A72 performance tiers, preserving DDR4, PCIe, and Ethernet routing - provided thermal and power delivery margins accommodate the higher LS1026ASN8P1A TDP of 9.5 W.
What Ethernet PHY interfaces does the LS1026ASN8P1A natively support?
The LS1026ASN8P1A integrates native support for 2 × 10 GbE (XFI/SFI), 1 × 2.5 GbE (USXGMII), and 4 × 1 GbE (RGMII/SGMII) PHY interfaces. It does not include internal 10GBASE-T PHYs; external PHYs such as the AQR113C or Aquantia AQC113 are required for copper-based 10 GbE. All interfaces comply with IEEE 802.3 standards and support IEEE 1588v2 timestamping.
Can the LS1026ASN8P1A run real-time operating systems like VxWorks or FreeRTOS?
Yes, the LS1026ASN8P1A supports VxWorks 7 and FreeRTOS via NXP's validated BSPs and ARMv8-A hypervisor extensions. Its TrustZone isolation, deterministic interrupt latency (<1 µs), and cache-coherent interconnect allow hard real-time tasks to execute in secure world while Linux runs in normal world - enabling mixed-criticality deployments in industrial control and avionics edge gateways.
LS1026ASN8P1A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 780-FBGA, FCBGA
- Series:
- QorIQ® Layerscape
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A72
- Number of Cores/Bus Width:
- 2 Core, 64-Bit
- Speed:
- 1.4GHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR4
- Graphics Acceleration:
- -
- Display & Interface Controllers:
- -
- Ethernet:
- 10GbE (2), 2.5GbE (1), 1GbE (4)
- SATA:
- SATA 6Gbps (1)
- USB:
- USB 3.0 (3) + PHY
- Voltage - I/O:
- -
- Operating Temperature:
- 0°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Security Features:
- Secure Boot, TrustZone®
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 780-FCPBGA (23x23)
- Additional Interfaces:
- -
LS1026ASN8P1A FAQ
1.How can I place an order for LS1026ASN8P1A through Aetrix?
Please submit a Request for Quotation (RFQ) for LS1026ASN8P1A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LS1026ASN8P1A reliable?
The price and inventory of LS1026ASN8P1A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LS1026ASN8P1A is usually 5 days.
3.What payment methods are accepted for LS1026ASN8P1A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LS1026ASN8P1A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LS1026ASN8P1A?
LS1026ASN8P1A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LS1026ASN8P1A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LS1026ASN8P1A?
For technical support, including LS1026ASN8P1A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LS1026ASN8P1A requirements.
6.How does Aetrix verify that LS1026ASN8P1A is sourced from the original manufacturer or authorized distributors?
All LS1026ASN8P1A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LS1026ASN8P1A meets industry standards.
7.What is the process for return or replacement of LS1026ASN8P1A?
All LS1026ASN8P1A units undergo pre-shipment inspection (PSI). If there is an issue with LS1026ASN8P1A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LS1026ASN8P1A part is unused and in its original packaging.
Return procedure for LS1026ASN8P1A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LS1026ASN8P1A Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

